DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, Suhyeong | ko |
dc.contributor.author | Lee, Jae Uk | ko |
dc.contributor.author | Caballo, Victor M. Blanco | ko |
dc.contributor.author | Debacker, Peter | ko |
dc.contributor.author | Raghavan, Praveen | ko |
dc.contributor.author | Kim, Ryoung-Han | ko |
dc.contributor.author | Shin, Youngsoo | ko |
dc.date.accessioned | 2016-12-14T00:55:49Z | - |
dc.date.available | 2016-12-14T00:55:49Z | - |
dc.date.created | 2016-11-21 | - |
dc.date.created | 2016-11-21 | - |
dc.date.created | 2016-11-21 | - |
dc.date.created | 2016-11-21 | - |
dc.date.issued | 2017-02-26 | - |
dc.identifier.citation | SPIE Advanced Lithography | - |
dc.identifier.issn | 0277-786X | - |
dc.identifier.uri | http://hdl.handle.net/10203/214687 | - |
dc.description.abstract | Conventional via patterning which relies on immersion ArF (iArF) lithography and self-aligned via (SAV) becomes challenging in sub-7nm technology. EUV lithography (EUVL) is expected to achieve smaller feature patterning thanks to its short wave length, but edge placement error (EPE) margin remains as another bottleneck of pitch scaling; SAV can be aligned with metal on the top but not with the bottom of the via. Literary study shows previous work on 2D self-aligned via (2D SAV) which can be aligned with the both metals, but it cannot extend technology scaling beyond sub-5nm whose minimum metal pitch is expected as sub-20nm due to essential limitation of EPE margin. We propose large marginal 2D SAV which has three times large EPE margin than normal 2D SAV for extremely shrunk technology node (e.g. sub-5nm). Large marginal 2D SAV may allow further feature size scaling, but it requires four EUV masks. Therefore, we present two count reduction methods and corresponding mask decompositions and pattern re-targetings. Proposed re-targeted patterns are assessed by source mask optimization (SMO) in terms of maximum EPE and process variation band (PVB) width. | - |
dc.language | English | - |
dc.publisher | SPIE | - |
dc.title | Large marginal 2D self-aligned via patterning for sub-5nm technology | - |
dc.type | Conference | - |
dc.identifier.wosid | 000405560100016 | - |
dc.identifier.scopusid | 2-s2.0-85020531066 | - |
dc.type.rims | CONF | - |
dc.citation.publicationname | SPIE Advanced Lithography | - |
dc.identifier.conferencecountry | US | - |
dc.identifier.conferencelocation | San Jose, California | - |
dc.identifier.doi | 10.1117/12.2257924 | - |
dc.contributor.localauthor | Shin, Youngsoo | - |
dc.contributor.nonIdAuthor | Choi, Suhyeong | - |
dc.contributor.nonIdAuthor | Lee, Jae Uk | - |
dc.contributor.nonIdAuthor | Caballo, Victor M. Blanco | - |
dc.contributor.nonIdAuthor | Debacker, Peter | - |
dc.contributor.nonIdAuthor | Raghavan, Praveen | - |
dc.contributor.nonIdAuthor | Kim, Ryoung-Han | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.