Showing results 1 to 3 of 3
A 12-bit 1GS/s Current-Steering DAC with Paired Current Source Switching Background Mismatch Calibration Park, Chang Un; Chung, Jaehyun; Ryu, Seung-Tak, 44th Annual IEEE Custom Integrated Circuits Conference, CICC 2023, IEEE, 2023-04-26 |
A Single-Supply Buffer-Embedding SAR ADC with Skip-Reset having Inherent Chopping Capability Seo, Min-Jae; Jin, Dong-Hwan; Kim, Ye Dam; Kim, Jong-Pal; Chang, Dong-Jin; Lim, Won-Mook; Chung, Jaehyun; et al, 15th IEEE Asian Solid-State Circuits Conference, A-SSCC 2019, pp.189 - 192, Institute of Electrical and Electronics Engineers Inc., 2019-11 |
An 81.2dB-SNDR Dual-Residue Pipeline ADC with a 2nd-Order Noise-Shaping Interpolating SAR ADC Chung, Jaehyun; Kim, Ye Dam; Park, Chang Un; Park, Kunwoo; Seo, Min-Jae; Ryu, Seung-Tak, 44th Annual IEEE Custom Integrated Circuits Conference, CICC 2023, IEEE, 2023-04-25 |
Discover