Browse "School of Electrical Engineering(전기및전자공학부)" by Author Kang, JH
Showing results 1 to 1 of 1
| A Two-step 5b Logarithmic ADC with Minimum Step-size of 0.1% Full-scale for MLC Phase-Change Memory Readout Kwon, JW; Jin, DH; Kim, HJ; Hwang, SI; Shin, MC; Kang, JH; Ryu, Seung-Tak, Custom Integrated Circuits Conference(CICC), IEEE, 2014-09-17 |
Discover
Open Access
- 573 OA Article
Date issued
- 5,219 2020 - 2024
- 18,942 2010 - 2019
- 15,019 2000 - 2009
- 7,644 1990 - 1999
- 2,391 1980 - 1989