Showing results 6 to 6 of 6
Low power clock generator based on an area-reduced interleaved synchronous mirror delay scheme Sung, K.; Yang, B.-D.; Kim, Lee-Sup, 2002 IEEE International Symposium on Circuits and Systems, pp.III-671 - III-674, IEEE, 2002-05-26 |
Discover