Linearity and efficiency enhancement study for envelope tracking and Doherty transmitter포락선 추적 송신기와 도허티 송신기에서의 선형성 및 효율 개선 연구

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 575
  • Download : 0
In modern wireless communication systems such as 3GPP LTE (Long Term Evolution) and mobile WiMAX, since a modulation scheme utilizes orthogonal frequency division multiplexing (OFDM), which has a high peak-to-average ratio (PAPR) resulting in a degradation of efficiency, the high efficiency of the power amplifier (PA) is an important issue, including an improvement in thermal management, size reduction, and the enabling of a lower-cost base station implementation, such as in RRH (Remote Radio Head) systems. It is a challenge, therefore, to achieve highly efficient PA architectures. Recently, advanced transmitters for high efficiency, such as Doherty amplifiers and ET (Envelope tracking) amplifiers incorporated with a DPD (Digital Pre-Distortion) function, have been vigorously investigated. For the high-efficient transmitter, highly efficient PAs are greatly needed. The harmonic tuned amplifier such as Class-F/F-1/J are explored and analyzed. With those fabricated amplifiers, the ET and Doherty transmitter are introduced in conjunction with the linearity and efficiency improvement techniques. For ET transmitter, a high efficiency envelope-tracking (ET) transmitter incorporating a novel efficiency-boosting function is proposed and implemented. An inverse Class-F power amplifier (PA) is utilized and optimized using the proposed output loading condition, which enhances its efficiency at the high probability region. This matching network can be conveniently implemented by controlling the non-linear capacitance of the power transistor. For an accurate analysis, the output waveforms are modeled in terms of the non-linear capacitance, and the efficiency and output power are subsequently analyzed and successfully optimized. For a high efficiency envelope amplifier (EA), we propose a new envelope amplifier utilizing a two-bit switching stage in place of a single-bit switching stage. This proposed architecture effectively reduces the ripple current, improving the effic...
Advisors
Park, Chul-Soonresearcher박철순
Description
한국과학기술원 : 전기및전자공학과,
Publisher
한국과학기술원
Issue Date
2014
Identifier
591835/325007  / 020115413
Language
eng
Description

학위논문(박사) - 한국과학기술원 : 전기및전자공학과, 2014.8, [ xv, 165 p. ]

Keywords

Envelope tracking; 선형화기; 전력증폭기; 도허티; 포락선 추적기법; Linearizer; Doherty; Power Amplifier

URI
http://hdl.handle.net/10203/196607
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=591835&flag=dissertation
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0