Pragmatic concatenated codes for NAND flash memoryNAND 플래쉬 메모리를 위한 실용적 연접 부호

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 618
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorMoon, Jae-Kyun-
dc.contributor.advisor문재균-
dc.contributor.advisorLee, Yong-Hoon-
dc.contributor.advisor이용훈-
dc.contributor.authorYu, Geun-Yeong -
dc.contributor.author유근영-
dc.date.accessioned2015-04-23T06:12:35Z-
dc.date.available2015-04-23T06:12:35Z-
dc.date.issued2014-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=568580&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/196544-
dc.description학위논문(박사) - 한국과학기술원 : 전기및전자공학과, 2014.2, [ vii, 65 p. ]-
dc.description.abstractTwo concatenated coding schemes based on fixed-rate Raptor codes are proposed for error control in NAND flash memory. One is geared for off-line recovery of uncorrectable pages and the other is designed for page error correction during the normal read mode. Both proposed coding strategies assume hard-decision decoding of the inner code with inner decoding failure generating erasure symbols for the outer Raptor code. Raptor codes allow low-complexity decoding of very long codewords while providing capacity- approaching performance for erasure channels. For the off-line page recovery scheme, one whole NAND block forms a Raptor codeword with each inner codeword typically made up of several Raptor symbols. An efficient look-up-table strategy is devised for Raptor encoding and decoding which avoids using large buffers in the controller despite the substantial size of the Raptor code employed. The potential performance benefit of the proposed scheme is evaluated in terms of the probability of block recovery conditioned on the presence of uncorrectable pages. In the suggested page-error-correction strategy, on the other hand, a hard-decision-iterating product code is used as the inner code. The specific product code employed in this work is based on row-column concatenation with multiple intersecting bits allowing the use of longer component codes. In this setting the collection of bits captured within each intersection of the row-column codes acts as the Raptor symbol(s), and the intersections of failed row codes and column codes are declared as erasures. The error rate analysis indicates that the proposed concatenation provides a considerable performance boost relative to the existing error correcting system based on long Bose-Chaudhuri-Hocquenghem (BCH) codes.eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectNAND 플래쉬 메모리 시스템-
dc.subject연접 부호-
dc.subjectRaptor 부호-
dc.subjectLDPC 부호-
dc.subject블록 복구-
dc.subject오류 정정 부호-
dc.subjectConcatenated codes-
dc.subjectNAND flash memory systems-
dc.subjectError control codes-
dc.subjectRaptor codes-
dc.subjectLDPC codes-
dc.subjectBlock recovery-
dc.titlePragmatic concatenated codes for NAND flash memory-
dc.title.alternativeNAND 플래쉬 메모리를 위한 실용적 연접 부호-
dc.typeThesis(Ph.D)-
dc.identifier.CNRN568580/325007 -
dc.description.department한국과학기술원 : 전기및전자공학과, -
dc.identifier.uid020095096-
dc.contributor.localauthorMoon, Jae-Kyun-
dc.contributor.localauthor문재균-
dc.contributor.localauthorLee, Yong-Hoon-
dc.contributor.localauthor이용훈-
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0