QC-LDPC Decoding Architecture based on Stride Scheduling

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 639
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKim, B.ko
dc.contributor.authorPark, In-Cheolko
dc.date.accessioned2013-03-28T07:43:16Z-
dc.date.available2013-03-28T07:43:16Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2011-05-15-
dc.identifier.citation2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011, pp.1319 - 1322-
dc.identifier.issn0271-4310-
dc.identifier.urihttp://hdl.handle.net/10203/163903-
dc.languageEnglish-
dc.publisherIEEE-
dc.titleQC-LDPC Decoding Architecture based on Stride Scheduling-
dc.typeConference-
dc.identifier.wosid000297265301135-
dc.identifier.scopusid2-s2.0-79960881197-
dc.type.rimsCONF-
dc.citation.beginningpage1319-
dc.citation.endingpage1322-
dc.citation.publicationname2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011-
dc.identifier.conferencecountryBL-
dc.identifier.conferencelocationRio de Janeiro-
dc.contributor.localauthorPark, In-Cheol-
dc.contributor.nonIdAuthorKim, B.-
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0