HW/SW Partitioning for Design of Packet Processors
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kyung, Chong-Min | - |
| dc.contributor.author | Chun, Jung-Bum | - |
| dc.date.accessioned | 2013-03-18T14:03:59Z | - |
| dc.date.available | 2013-03-18T14:03:59Z | - |
| dc.date.created | 2012-02-06 | - |
| dc.date.issued | 2005 | - |
| dc.identifier.citation | IFIP VLSI-SoC Conference, v., no., pp. - | - |
| dc.identifier.uri | http://hdl.handle.net/10203/149086 | - |
| dc.language | ENG | - |
| dc.title | HW/SW Partitioning for Design of Packet Processors | - |
| dc.type | Conference | - |
| dc.type.rims | CONF | - |
| dc.citation.publicationname | IFIP VLSI-SoC Conference | - |
| dc.identifier.conferencecountry | Australia | - |
| dc.identifier.conferencecountry | Australia | - |
| dc.contributor.localauthor | Kyung, Chong-Min | - |
| dc.contributor.nonIdAuthor | Chun, Jung-Bum | - |
- Appears in Collection
- EE-Conference Papers(학술회의논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.