We propose reduced-delay differential chaos shift keying (DCSK) by dividing a bit interval into M slots to overcome the difficulty of implementing long delay line in the conventional DCSK. Using the proposed scheme, we can reduce delay line, and also improve performance
as compared with the conventional DCSK. We analyze the performance on additive white Gaussian noise channel. Analytical results are verified by computer simulation.