DSpace at KOASAS: Realizing network on chip design of H.264 decoder based on throughput aware mapping

DSpace at KOASAS

College of Engineering(공과대학)School of Electrical Engineering(전기및전자공학부)EE-Conference Papers(학술회의논문)

Realizing network on chip design of H.264 decoder based on throughput aware mapping

Cited 0 time in webofscience

Cited 0 time in

Hit : 294
Download : 0

Export

Ngo, V.-D. / Nguyen, H.-N. / Choi, HaeWook researcher

Issue Date: 2006-10-10

Language: ENG

Citation: HUT-ICCE 2006 1st International Conference on Communications and Electronics, pp.337 - 342

URI: http://hdl.handle.net/10203/144623

Appears in Collection: EE-Conference Papers(학술회의논문)

Files in This Item: There are no files associated with this item.

Display Full Item Record

qr_code

트윗하기

KOASAS

Knowledge Service Development Team, KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea. T. 82-42-350-4493 Email. koasas@kaist.ac.kr
Copyright © 2016. Korea Advanced Institute of Science and Technology. All Rights Reserved.

KOASAS

KOASAS

Browse

Realizing network on chip design of H.264 decoder based on throughput aware mapping

KOASAS

Communities & Collections