Single chip 3D rendering engine integrating embedded DRAM frame buffer and hierarchical octet tree (MOT) array processor with bandwidth amplification
- Issue Date
- 2001-01
- Language
- English
- Citation
Asia and South Pacific Design Automation Conference 2001, pp.9 - 10
- Appears in Collection
- EE-Conference Papers(학술회의논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.