A Single Bitline Writing Scheme for Low Power Reconfigurable I/O DRAM Macro

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 347
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorYoo, Hoi-Jun-
dc.contributor.authorKook, Jeonghoon-
dc.date.accessioned2013-03-16T19:37:31Z-
dc.date.available2013-03-16T19:37:31Z-
dc.date.created2012-02-06-
dc.date.issued2000-
dc.identifier.citationIEEE European Solid-State Circuit Conference, v., no., pp.384 - 387-
dc.identifier.urihttp://hdl.handle.net/10203/135030-
dc.languageENG-
dc.publisherIEEE-
dc.titleA Single Bitline Writing Scheme for Low Power Reconfigurable I/O DRAM Macro-
dc.typeConference-
dc.type.rimsCONF-
dc.citation.beginningpage384-
dc.citation.endingpage387-
dc.citation.publicationnameIEEE European Solid-State Circuit Conference-
dc.identifier.conferencecountrySweden-
dc.identifier.conferencecountrySweden-
dc.contributor.localauthorYoo, Hoi-Jun-
dc.contributor.nonIdAuthorKook, Jeonghoon-
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0