A reconfigurable multilevel parallel graphics cache memory with 75 GB/s parallel cache replacement bandwidth

Cited 1 time in webofscience Cited 0 time in scopus
  • Hit : 345
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorPark, S.-J.ko
dc.contributor.authorKim, J.-S.ko
dc.contributor.authorWoo, R.ko
dc.contributor.authorLee, S.-J.ko
dc.contributor.authorLee, K.-M.ko
dc.contributor.authorYang, T.-H.ko
dc.contributor.authorJung, J.-Y.ko
dc.contributor.authorYoo, Hoi-Junko
dc.date.accessioned2013-03-16T04:27:34Z-
dc.date.available2013-03-16T04:27:34Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2001-06-14-
dc.identifier.citation2001 VLSI Circuits Symposium, pp.233 - 236-
dc.identifier.urihttp://hdl.handle.net/10203/127452-
dc.languageEnglish-
dc.publisherIEEE-
dc.titleA reconfigurable multilevel parallel graphics cache memory with 75 GB/s parallel cache replacement bandwidth-
dc.typeConference-
dc.identifier.wosid000173132600075-
dc.identifier.scopusid2-s2.0-0034794941-
dc.type.rimsCONF-
dc.citation.beginningpage233-
dc.citation.endingpage236-
dc.citation.publicationname2001 VLSI Circuits Symposium-
dc.identifier.conferencecountryJA-
dc.identifier.conferencelocationKyoto-
dc.contributor.localauthorYoo, Hoi-Jun-
dc.contributor.nonIdAuthorPark, S.-J.-
dc.contributor.nonIdAuthorKim, J.-S.-
dc.contributor.nonIdAuthorWoo, R.-
dc.contributor.nonIdAuthorLee, S.-J.-
dc.contributor.nonIdAuthorLee, K.-M.-
dc.contributor.nonIdAuthorYang, T.-H.-
dc.contributor.nonIdAuthorJung, J.-Y.-
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 1 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0