Low-Cost and Highly Heat Controllable Capacitorless PiFET (Partially Insulated FET) 1T DRAM for Embedded Memory

Cited 5 time in webofscience Cited 0 time in scopus
  • Hit : 394
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorBae, Dong-Ilko
dc.contributor.authorKim, Sung-Hoko
dc.contributor.authorChoi, Yang-Kyuko
dc.date.accessioned2013-03-12T00:18:24Z-
dc.date.available2013-03-12T00:18:24Z-
dc.date.created2012-02-06-
dc.date.created2012-02-06-
dc.date.issued2009-01-
dc.identifier.citationIEEE TRANSACTIONS ON NANOTECHNOLOGY, v.8, no.1, pp.100 - 105-
dc.identifier.issn1536-125X-
dc.identifier.urihttp://hdl.handle.net/10203/100792-
dc.description.abstractA body-tied partial-insulated FET (PiFET) one-transistor (IT) DRAM having good heat immunity for embedded memory is proposed in,this paper. PiFET structure using partially insulated oxide (PiOX) formed on bulk wafer can act as a IT DRAM by applying a negative back bias. The memory shows a good "0"-state retention characteristic due to reduced electric field and heat dissipation path. The body-tied PiFET provides a wider design window and flexibility to control retention characteristics than does silicon on insulator (SOI) FET. To evaluate the improvement of retention characteristics, we suggest a new retention degradation mechanism of IT DRAM. In this paper, we suggest the possibility of IT DRAM's fabrication having good heat immunity.-
dc.languageEnglish-
dc.publisherIEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC-
dc.titleLow-Cost and Highly Heat Controllable Capacitorless PiFET (Partially Insulated FET) 1T DRAM for Embedded Memory-
dc.typeArticle-
dc.identifier.wosid000262861500014-
dc.identifier.scopusid2-s2.0-59049102265-
dc.type.rimsART-
dc.citation.volume8-
dc.citation.issue1-
dc.citation.beginningpage100-
dc.citation.endingpage105-
dc.citation.publicationnameIEEE TRANSACTIONS ON NANOTECHNOLOGY-
dc.identifier.doi10.1109/TNANO.2008.2006502-
dc.contributor.localauthorChoi, Yang-Kyu-
dc.type.journalArticleArticle-
dc.subject.keywordAuthorCapacitorless embedded memory-
dc.subject.keywordAuthorone-transistor (1T) DRAM-
dc.subject.keywordAuthorpartial-insulated FET (PiFET)-
dc.subject.keywordAuthorretention-
dc.subject.keywordAuthorsensing margin-
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 5 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0