Researcher Page

사진
Ryu, Seung-Tak (류승탁)
교수, School of Electrical Engineering(전기및전자공학부)
Research Area
Electronic Circuits, Integrated Circuits, Circuit Theory, Analog/Mixed-Signal Integrated Circuits
Co-researchers
    Similar researchers

    Keyword Cloud

    Reload 더보기
    NO Title, Author(s) (Publication Title, Volume Issue, Page, Issue Date)
    1
    A 28-nm 10-b 2.2-GS/s 18.2-mW Relative-Prime Time-Interleaved Sub-Ranging SAR ADC With On-Chip Background Skew Calibration

    Chang, Dong-Jin; Choi, Michael; Ryu, Seung-Takresearcher, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.56, no.9, pp.2691 - 2700, 2021-09

    2
    An 8-Bit 1-GS/s Asynchronous Loop-Unrolled SAR-Flash ADC With Complementary Dynamic Amplifiers in 28-nm CMOS

    Oh, Dong-Ryeol; Moon, Kyoung-Jun; Lim, Won-Mook; et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.56, no.4, pp.1216 - 1226, 2021-04

    3
    MixedNet: Network Design Strategies for Cost-Effective Quantized CNNs

    Chang, Dong-Jin; Nam, Byeong-Gyu; Ryu, Seung-Takresearcher, IEEE ACCESS, v.9, pp.117554 - 117564, 2021

    4
    Compact Mixed-Signal Convolutional Neural Network Using a Single Modular Neuron

    창동진; Nam, Byeong-Gyu; Ryu, Seung-Takresearcher, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.67, no.12, pp.5189 - 5199, 2020-12

    5
    A 40-nm CMOS 12b 120-MS/s Nonbinary SAR-Assisted SAR ADC With Double Clock-Rate Coarse Decision

    Roh, Yi-Ju; Chang, Dong-Jin; Ryu, Seung-Takresearcher, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.67, no.12, pp.2833 - 2837, 2020-12

    6
    A Single-Supply CDAC-Based Buffer-Embedding SAR ADC With Skip-Reset Scheme Having Inherent Chopping Capability

    Seo, Min-Jae; Jin, Dong-Hwan; Kim, Ye-Dam; et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.55, no.10, pp.2660 - 2669, 2020-10

    7
    Recycling of Particulate Photoabsorbers for Highly Stable Solar Desalination Operation

    Kim, Kwanghyun; Kang, Jihun; Kim, Sun-, I; et al, ACS APPLIED ENERGY MATERIALS, v.3, no.9, pp.8295 - 8301, 2020-09

    8
    Air-Gap-Insensitive IPT Pad With Ferromagnetic and Conductive Plates

    Choi, Jin Soo; Jeong, Seog Y.; Choi, Byeung Guk; et al, IEEE TRANSACTIONS ON POWER ELECTRONICS, v.35, no.8, pp.7863 - 7872, 2020-08

    9
    New Curved Reflectors for Significantly Enhanced Solar Power Generation in Four Seasons

    Choi, Jin S.; Choi, Byeung G.; Kim, Ji H.; et al, ENERGIES, v.12, no.23, 2019-12

    10
    Noise analysis of replica driving technique and its verification to 12-bit 200 MS/s pipelined ADC

    Lee, Chang-Kyo; Ryu, Seung-Takresearcher, IET CIRCUITS DEVICES & SYSTEMS, v.13, no.8, pp.1277 - 1283, 2019-11

    11
    Three-dimensional solar steam generation device with additional non-photothermal evaporation

    Kim, Kwanghyun; Yu, Sunyoung; Kang, Se-Young; et al, DESALINATION, v.469, 2019-11

    12
    A 9.1-ENOB 6-mW 10-Bit 500-MS/s Pipelined-SAR ADC With Current-Mode Residue Processing in 28-nm CMOS

    Moon, Kyoung-Jun; Jo, Dong-Shin; Kim, Wan; et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.54, no.9, pp.2532 - 2542, 2019-09

    13
    A Reference-Free Temperature-Dependency-Compensating Readout Scheme for Phase-Change Memory Using Flash-ADC-Configured Sense Amplifiers

    Jin, Dong-Hwan; Kwon, Ji-Wook; Seo, Min-Jae; et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.54, no.6, pp.1812 - 1823, 2019-06

    14
    A 65-nm CMOS 6-bit 2.5-GS/s 7.5-mW 8x Time-Domain Interpolating Flash ADC With Sequential Slope-Matching Offset Calibration

    Oh, Dong-Ryeol; 김종인; Jo, Dong-Shin; et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.54, no.1, pp.288 - 297, 2019-01

    15
    A Reusable Code-Based SAR ADC Design With CDAC Compiler and Synthesizable Analog Building Blocks

    Seo, Min-Jae; Roh, Yi-Ju; Chang, Dong-Jin; et al, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.65, no.12, pp.1904 - 1908, 2018-12

    16
    A 18.5 nW 12-bit 1-kS/s Reset-Energy Saving SAR ADC for Bio-Signal Acquisition in 0.18-mu m CMOS

    Seo, Min-Jae; Jin, Dong-Hwan; Kim, Ye-Dam; et al, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.65, no.11, pp.3617 - 3627, 2018-11

    17
    Introduction to the Special Section on the 2017 Asian Solid-State Circuits Conference (A-SSCC)

    Lin, Tsung-Hsien; Yang, Chia-Hsiang; Ryu, Seung-Takresearcher, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.53, no.10, pp.2739 - 2740, 2018-10

    18
    A Time-Interleaved 12-b 270-MS/s SAR ADC With Virtual-Timing-Reference Timing-Skew Calibration Scheme

    Kang, Hyun-Wook; Hong, Hyeok-Ki; Kim, Wan; et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.53, no.9, pp.2584 - 2594, 2018-09

    19
    A 65-nm CMOS 6-Bit 20 GS/s Time-Interleaved DAC With Full-Binary Sub-DACs

    Kim, Si-Nai; Kim, Woo Cheol; Seo, Min-Jae; et al, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.65, no.9, pp.1154 - 1158, 2018-09

    20
    A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-Time Delta-Sigma Modulator With SAR-Assisted Digital-Domain Noise Coupling

    Jang, Il Hoon; Seo, Min-Jae; Cho, Sang-Hyun; et al, IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.53, no.4, pp.1139 - 1148, 2018-04

    Load more items
    Loading...

    rss_1.0 rss_2.0 atom_1.0