DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, BG | ko |
dc.contributor.author | Kim, Lee-Sup | ko |
dc.contributor.author | Park, KI | ko |
dc.contributor.author | Jun, YH | ko |
dc.contributor.author | Cho, SI | ko |
dc.contributor.author | Kim, LS | ko |
dc.contributor.author | Jun, YH | ko |
dc.contributor.author | Cho, SI | ko |
dc.date.accessioned | 2013-03-11T17:41:42Z | - |
dc.date.available | 2013-03-11T17:41:42Z | - |
dc.date.created | 2012-02-06 | - |
dc.date.created | 2012-02-06 | - |
dc.date.issued | 2009-05 | - |
dc.identifier.citation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.44, pp.1522 - 1530 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.uri | http://hdl.handle.net/10203/99760 | - |
dc.description.abstract | A DLL featuring jitter reduction techniques for a noisy environment is described. It controls a loop response mode by monitoring the magnitude of input jitter caused by supply noise. This technique varies the probability of phase error tracking. It reduces the output jitter of the DLL due to a low effective variance of input phase error and a narrow effective loop bandwidth. The DILL is implemented in a 0.13 mu m CMOS process. Under noisy environments, the output clock of 1 GHz has 4.58 ps RMS and 29 ps peak-to-peak jitter. | - |
dc.language | English | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.subject | DELAY-LOCKED LOOP | - |
dc.title | A DLL With Jitter Reduction Techniques and Quadrature Phase Generation for DRAM Interfaces | - |
dc.type | Article | - |
dc.identifier.wosid | 000265936600019 | - |
dc.identifier.scopusid | 2-s2.0-66149192552 | - |
dc.type.rims | ART | - |
dc.citation.volume | 44 | - |
dc.citation.beginningpage | 1522 | - |
dc.citation.endingpage | 1530 | - |
dc.citation.publicationname | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.contributor.localauthor | Kim, Lee-Sup | - |
dc.contributor.nonIdAuthor | Park, KI | - |
dc.contributor.nonIdAuthor | Jun, YH | - |
dc.contributor.nonIdAuthor | Cho, SI | - |
dc.contributor.nonIdAuthor | Kim, LS | - |
dc.contributor.nonIdAuthor | Jun, YH | - |
dc.contributor.nonIdAuthor | Cho, SI | - |
dc.type.journalArticle | Article; Proceedings Paper | - |
dc.subject.keywordAuthor | CMOS | - |
dc.subject.keywordAuthor | delay-locked loop (DLL) | - |
dc.subject.keywordAuthor | DRAM interface | - |
dc.subject.keywordAuthor | jitter | - |
dc.subject.keywordPlus | DELAY-LOCKED LOOP | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.