An Ultra Low Power and Variation Tolerant GEN2 RFID Tag Front-End with Novel Clock-Free Decoder

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 340
  • Download : 0
In this paper, an ultra low power analog front-end for EPCglobal Class I Generation 2 RFID tag is presented. The proposed RFID tag removes the need for high frequency clock and counters used in conventional tags, which are the most power hungry blocks. The proposed clock-free decoder employs an analog integrator with an adaptive current source that provides a uniform decoding margin regardless of the data rate and a link frequency extractor based on a relaxation oscillator that generates frequency used for backscattering. A dual supply voltage scheme is also employed to increase the power efficiency of the tag. In order to improve the tolerance of the proposed circuit to environmental variations, a self-calibration circuit is proposed. The proposed RFID analog front-end circuit is designed and simulated in 0.25 mu m CMOS, which shows that the power consumption is reduced by an order magnitude compared to the conventional RFID tags, without losing immunity to environmental variations.
Publisher
IEICE
Issue Date
2010-06
Language
English
Article Type
Article
Keywords

UHF; DESIGN; SENSOR; TRANSPONDER

Citation

IEICE TRANSACTIONS ON ELECTRONICS, v.E93C, pp.785 - 795

ISSN
0916-8524
DOI
10.1587/transele.E93.C.785
URI
http://hdl.handle.net/10203/98315
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0