사각고리형상의 AuSn 합금박막을 이용한 MEMS 밀봉 패키징 및 특성 시험On-Chip Process and Characterization of the Hermetic MEMS Packaging Using a Closed AuSn Solder-Loop

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 1239
  • Download : 0
This paper presents a hermetic MEMS on-chip package bonded by a closed-loop AuSn solder-line. We design three different package specimens, including a substrate heated specimen without interconnection-line (SHX), a substrate heated specimen with interconnection-line (SHI) and a locally heated specimen with interconnection-line (LHI). Pressurized helium leak test has been carried out for hermetic seal evaluation in addition to the critical pressure test for bonding strength measurement. Substrate heating method (SHX, SHI) requires the bonding time of 40min. at 400min, while local heating method (LHI) requires 4 min. at the heating power of 6.76W. In the hermetic seal test. SHX, SHI and LHI show the leak rates of 5.46.7 mbar-l/s, 13.59.8 mbar-l/s and 18.59.9 mbar-l/s, respectively, for an identical package chamber volume of 6.890.2. In the critical pressure test, no fracture is found in the bonded specimens up to the applied pressure of 10.1MPa, resulting in the minimum bonding strength of 3.530.07MPa. We find that the present on-chip packaging using a closed AuSn solder-line shows strong potential for hermetic MEMS packaging with interconnection-line due to the hermetic seal performance and the shorter bonding time for mass production.
Publisher
대한기계학회
Issue Date
2004-04
Language
Korean
Citation

대한기계학회논문집 A, v.28, no.4, pp.435 - 442

ISSN
1226-4873
URI
http://hdl.handle.net/10203/84394
Appears in Collection
BiS-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0