100MHz all-digital delay-locked loop for low power application

Abstract

An all-digital delay-locked loop (AD-DLL) is proposed for low power application. The AD-DLL saves design time and effort for synthesis. The number of transistors is reduced by 50% by introducing a dual-clock dual-input data flip-flop and a coarse delay time buffer. The lock indicator enables zero jitter.