Verification of finite state machine using temporal logic specification = 시간논리 사양으로 주어진 유한상태 Machine 의 검증

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 195
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorKim, Myung-Hwan-
dc.contributor.advisor김명환-
dc.contributor.authorJeong, Seh-Woong-
dc.contributor.author정세웅-
dc.date.accessioned2011-12-14T02:12:53Z-
dc.date.available2011-12-14T02:12:53Z-
dc.date.issued1987-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=65779&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/39044-
dc.description학위논문(석사) - 한국과학기술원 : 전기 및 전자공학과, 1987.2, [ [ii], 71, [4] p. ]-
dc.description.abstractA method for verification of finite state machines specified by temporal logic is suggested. The basic principle is closely related to the refutation method. The given specification by temporal logic is first negated and then the verifier decides whether the negated specification is satisfiable or not. If it is satisfiable, the finite state machine is not correct with regard to the given specification. Otherwise, the machine satisfies the given specification. Conventionally, the model graph has been used for the extraction of event sequences from the temporal logic formula. However, the temporal logic formula should be transformed into the disjunctive normal form for the model graph construction. In this thesis, Petri net model in which the normal form transformation is not necessary, is used to extract the event sequence which is represented by the corresponding firing sequences. The negated specification is converted into the equivalent Petri net model by using a hierarchical substitution technique. The verifier is implemented in Prolog because the Prolog environment provides inherently tree traversal and pattern matching mechanism which are required for the verifier. Finally, this method is shown to be applied to verify synchronous hardware given by net list form and RTLL (Register Transfer Level Language) description.eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.titleVerification of finite state machine using temporal logic specification = 시간논리 사양으로 주어진 유한상태 Machine 의 검증-
dc.typeThesis(Master)-
dc.identifier.CNRN65779/325007-
dc.description.department한국과학기술원 : 전기 및 전자공학과, -
dc.identifier.uid000851378-
dc.contributor.localauthorKim, Myung-Hwan-
dc.contributor.localauthor김명환-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0