Slot transmission line model of interconnection line crossing split ground plane on high-speed multi-layer board = 고속 다층기판에서 분할된 접지 평면 위를 지나는 인터커넥션의 슬롯라인 모델

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 391
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorEom, Hyo-Joon-
dc.contributor.advisor엄효준-
dc.contributor.authorKim, Jin-Gook-
dc.contributor.author김진국-
dc.date.accessioned2011-12-14T01:49:36Z-
dc.date.available2011-12-14T01:49:36Z-
dc.date.issued2002-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=174061&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/37531-
dc.description학위논문(석사) - 한국과학기술원 : 전기및전자공학전공, 2002.2, [ vii, 58 p. ]-
dc.description.abstractIn this paper, we have analyzed the effects of split power/ground plane on high-speed digital printed circuit board experimentally and numerically. Firstly, we have proposed equivalent circuit model of the signal traces, when the signal traces crosses the ground slot. Previously, when modeling a signal trace crossing a ground slot, the ground slot has been modeled as a simple inductor or inductor-capacitor usually. But the new proposed model is based on a slot transmission line model. The proposed model is more intuitive and gives more accurate results for both reflection and crosstalk simulation. Next, we have proposed some slot shapes to reduce the crosstalk and EMI including multi-layer structures. The crosstalk and EMI of the structures were simulated through the method of moments (MOM). Considering the isolation property, we found the best design of all proposed structure is strip line structure with tapered ground slot.eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectmodeling-
dc.subjectground-
dc.subjectsplit-
dc.subjectmicrostrip-
dc.subjectinterconnection-
dc.subject인터커넥션-
dc.subject마이크로스트립-
dc.subject모델링-
dc.subject접지-
dc.subject분할-
dc.titleSlot transmission line model of interconnection line crossing split ground plane on high-speed multi-layer board = 고속 다층기판에서 분할된 접지 평면 위를 지나는 인터커넥션의 슬롯라인 모델-
dc.typeThesis(Master)-
dc.identifier.CNRN174061/325007-
dc.description.department한국과학기술원 : 전기및전자공학전공, -
dc.identifier.uid020003134-
dc.contributor.localauthorEom, Hyo-Joon-
dc.contributor.localauthor엄효준-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0