IP 설계 지침서 제안 및 EML용 processor core IP 의 설계 및 구현Design and implementation of processor core IP and suggestion of IP design guideline
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.advisor | 유회준 | - |
| dc.contributor.advisor | Yoo, Hoi-Jun | - |
| dc.contributor.author | 한진호 | - |
| dc.contributor.author | Han, Jin-Ho | - |
| dc.date.accessioned | 2011-12-14T01:48:52Z | - |
| dc.date.available | 2011-12-14T01:48:52Z | - |
| dc.date.issued | 2001 | - |
| dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=169407&flag=dissertation | - |
| dc.identifier.uri | http://hdl.handle.net/10203/37485 | - |
| dc.description | 학위논문(석사) - 한국과학기술원 : 전기및전자공학전공, 2001.8, [ ix, 78 p. ] | - |
| dc.language | kor | - |
| dc.publisher | 한국과학기술원 | - |
| dc.subject | SOC(System On a Chip) | - |
| dc.subject | EML(Embedded Memory Logic) | - |
| dc.subject | IP 설계 지침서 | - |
| dc.subject | Intellectual Properties | - |
| dc.subject | Embedded Processor | - |
| dc.subject | VSIA | - |
| dc.subject | VCX | - |
| dc.subject | Processor Core | - |
| dc.subject | IP Design Guideline | - |
| dc.title | IP 설계 지침서 제안 및 EML용 processor core IP 의 설계 및 구현 | - |
| dc.title.alternative | Design and implementation of processor core IP and suggestion of IP design guideline | - |
| dc.type | Thesis(Master) | - |
| dc.identifier.CNRN | 169407/325007 | - |
| dc.description.department | 한국과학기술원 : 전기및전자공학전공, | - |
| dc.identifier.uid | 000983632 | - |
| dc.contributor.localauthor | 유회준 | - |
| dc.contributor.localauthor | Yoo, Hoi-Jun | - |
- Appears in Collection
- EE-Theses_Master(석사논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.