DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Park, In-Cheol | - |
dc.contributor.advisor | 박인철 | - |
dc.contributor.author | Seo, Bo-Ik | - |
dc.contributor.author | 서보익 | - |
dc.date.accessioned | 2011-12-14T01:47:36Z | - |
dc.date.available | 2011-12-14T01:47:36Z | - |
dc.date.issued | 2001 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=165498&flag=dissertation | - |
dc.identifier.uri | http://hdl.handle.net/10203/37405 | - |
dc.description | 학위논문(석사) - 한국과학기술원 : 전기및전자공학전공, 2001.2, [ iv, 50 p. ] | - |
dc.description.abstract | This paper suggests the architecture of the multiplier suitable for Montgomery modular multiplication algorithm, and implements the 1024 bit modular multiplier chip in register transfer level using Verilog HDL. First, the method performing modular multiplication using Montgomery modular multiplication was surveyed. Then the algorithm suitable for the pipelined multiplication was adopted. To get high performance distributed arithmetic is used to reduce the number of summation and exploit the characteristic in which the one operand is fixed during several machine cycles. Also the tree structure with 4-2 compressor is used for fast calculation. The datapath is deep pipelined to get high throughput. | eng |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.subject | cryptosystem | - |
dc.subject | RSA | - |
dc.subject | multiplier | - |
dc.subject | RSA | - |
dc.subject | 곱셈기 | - |
dc.subject | 암호화 | - |
dc.title | Design of a modular multiplier for RSA cryptosystems | - |
dc.title.alternative | RSA 암호화 시스템을 위한 모듈러 곱셈기의 설계 | - |
dc.type | Thesis(Master) | - |
dc.identifier.CNRN | 165498/325007 | - |
dc.description.department | 한국과학기술원 : 전기및전자공학전공, | - |
dc.identifier.uid | 000993279 | - |
dc.contributor.localauthor | Park, In-Cheol | - |
dc.contributor.localauthor | 박인철 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.