Optimization of data-paths in the programmable merged DRAM logic for video signal processing = 비디오 신호처리를 위한 MDL에서의 데이타패스의 최적화에 대한 연구

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 348
  • Download : 0
The current video signal processing requires the high processing capability and the large storage area. Thus, merging DRAM and logic into a single chip is inevitable to overcome the bottle-neck of data bandwidth between DRAM and logic in the high performance system. There are two trends in the design of merged DRAM logic(MDL), the general purpose MDL system and the dedicated processor. In general, a dedicated processor is not programmable and its application is limited and a general purpose MDL consumes too much area of silicon and is inefficient for video signal processing. In this thesis, the optimization of data-paths in the programmable merged DRAM logic(MDL) for video signal processing is researched. The model of data-paths in the programmable MDL is generated and two basic measures are proposed through the analysis of the model. One is TRCC to check the number of clock cycles for the application and the other is DAR(DRAM Access Rate) to check the the synergy effect of MDL. TRCC represents clock cycles and should be minimized within the boundary of hardware resources. DAR indicates the ratio, clock cycles for data transfer over clock cycles for computation. An analysis of a digital video signal processing as an application is executed and TRCC is minimized by the multi-port SRAM and splittable processing units(ALU, MAC, and BS) within the limited area of silicon. DAR is determined so that the data bandwidth between DRAM and logic is not a bottle-neck of the performance of MDL system. The architecture of proposed data-paths shows the same performance with the dedicated MPEG2 decoder. The maximum data bandwidth between DRAM and logic is 6.4Gbytes/sec and the maximum processing capability for 8-bit video signal is 3.2GOPS with 200MHz clock frequency.
Advisors
Kim, Lee-Supresearcher김이섭researcher
Description
한국과학기술원 : 전기및전자공학과,
Publisher
한국과학기술원
Issue Date
1999
Identifier
151011/325007 / 000949037
Language
eng
Description

학위논문(박사) - 한국과학기술원 : 전기및전자공학과, 1999.2, [ ii, 99 p. ]

Keywords

Data-path; Optimization; Merged DRAM logic; MDL; Programmable; 복합형; 프로그램형; 비디오신호처리; 최적화; 데이타패스; Video signal processing

URI
http://hdl.handle.net/10203/36510
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=151011&flag=dissertation
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0