Study on DC/DC converter topology with reduced voltage stress낮은 전압 스트레스를 갖는 DC/DC 전력변환회로 토폴로지에 관한 연구

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 410
  • Download : 0
With the recent development of information technology, the markets of power management for telecom, server, and display equipments are gradually increasing. Distributed power architecture (DPA) is popular in these applications for its high performance, efficiency, and reliability. AC/DC front-end converter, the heart of DPA, is under pressures of continuous increasing efficiency and power density. Therefore, technologies need to be continuously developed to fulfill the future requirements. Switching mode power supply (SMPS) consists of passive components, such as inductor and a capacitor, and switching devices, i.e., MOSFET, IGBT, diode and so on. The performances of these semiconductors are highly affected by its voltage rating. In case of MOSFET, the lower voltage rating is, the smaller its on-resistance is. In case of diode, the lower voltage rating is, the smaller the forward voltage drop and the reverse recovery are. Therefore, to improve the power converter efficiency, minimizing the voltage stress on semiconductor is one of the most important design considerations. General power architecture including DPA, which uses AC line as its input source, consists of three stages; (1) power factor correction (PFC) stage to regulate harmonics in the input current; (2) isolated DC/DC stage to provide a galvanic isolation and a stable DC bus voltage or a main output voltage; (3) load converter such as a point-of-load converter (POL) or a voltage regulator module (VRM) to tight regulate the output voltage of each load from the bus voltage. A loosely regulated output voltage of PFC stage, about 400 V, becomes the input voltage of an isolated DC/DC converter and it considerably affects to the voltage stress on the primary side. Similarly, the voltage stress on the secondary side is mainly affected by its output voltage. Especially, an isolated DC/DC stage is given a great deal of weight on volume and efficiency of the total power system. Therefore, careful at...
Advisors
Youn, Myung-Joongresearcher윤명중researcher
Description
한국과학기술원 : 전기 및 전자공학과,
Publisher
한국과학기술원
Issue Date
2010
Identifier
418739/325007  / 020055061
Language
eng
Description

학위논문(박사) - 한국과학기술원 : 전기 및 전자공학과, 2010.2, [ x, 240 p ]

Keywords

converter; topology; 토폴로지; 컨버터

URI
http://hdl.handle.net/10203/35570
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=418739&flag=dissertation
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0