DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Kyung, Chong-Min | - |
dc.contributor.advisor | 경종민 | - |
dc.contributor.author | HwangBo, Woong | - |
dc.contributor.author | 황보웅 | - |
dc.date.accessioned | 2011-12-14 | - |
dc.date.available | 2011-12-14 | - |
dc.date.issued | 2010 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=418732&flag=dissertation | - |
dc.identifier.uri | http://hdl.handle.net/10203/35566 | - |
dc.description | 학위논문(박사) - 한국과학기술원 : 전기 및 전자공학과, 2010.2, [ viii, 70 p. ] | - |
dc.description.abstract | The state-of-the-art video coding standard H.264/AVC uses the transform coding to compress video data in spatial domain. Although its complexity isn’t quite high due to integer-based arithmetic, the throughput requirement comes to increase because the H.264/AVC encoder uses ABT(Adaptive Block-Size Transform) to improve encoding performance. For real-time processing of such transform coding, this thesis proposed a high-throughput, cost-effective implementation of six different integer transforms in the H.264/AVC high-profile coders, i.e., $4\times4$ forward, $4\times4$ inverse, forward Hadamard, inverse Hadamard, $8\times8$ forward, and $8\times8$ inverse transform, all integrated as a shared hardware. At first, the $4\times4$ multi-transform architecture which can process one of four $4\times4$ transform types within two clock cycles is proposed. The $4\times4$ transform matrices are regularized by using permutation, partitioned into $2\times2$ blocks, and factored for maximal hardware sharing between two different phases within each transform as well as among four different $4\times4$ transforms. Secondly, the multi-transform architecture which can process any type of six different transform types is proposed. By using two types of $4\times4$ transform matrices included in a $8\times8$ transform matrix, two different $8\times8$ transforms are both described as three steps and unified with minor modification. To improve throughput of the transform, two independent $4\times4$ transform blocks within the $8\times8$ transform block operate in parallel in the $4\times4$ transform mode, while the two-stage pipelined architecture is used in the $8\times8$ transform mode. Experimental results shows that the proposed transform has the same coding performance in terms of bitrate and PSNR as the transform in H.264/AVC reference software. Hardware implementation results show that the maximum operating frequency of the proposed multi-transform architecture is 200 MH... | eng |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.subject | transform | - |
dc.subject | DCT | - |
dc.subject | H.264/AVC | - |
dc.subject | Hadamard | - |
dc.subject | 비디오코덱 | - |
dc.subject | 정수변환 | - |
dc.subject | 하다마드변환 | - |
dc.subject | 이산코사인변환 | - |
dc.subject | integer transform | - |
dc.title | (A) multi-transform architecture for H.264/AVC high-profile coders | - |
dc.title.alternative | H.264/AVC 하이 프로파일 코더를 위한 다중 변환 아키텍처의 설계 | - |
dc.type | Thesis(Ph.D) | - |
dc.identifier.CNRN | 418732/325007 | - |
dc.description.department | 한국과학기술원 : 전기 및 전자공학과, | - |
dc.identifier.uid | 020045306 | - |
dc.contributor.localauthor | Kyung, Chong-Min | - |
dc.contributor.localauthor | 경종민 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.