다단계 캐쉬 예측기를 이용한 프로세서의 캐쉬 에너지 소비 감소Reduction of cache energy consumption in processors using a multi-level cache predictor
- Advisors
- 조정완; Cho, Jung-Wan
- Description
- 한국과학기술원 : 전산학전공,
- Publisher
- 한국과학기술원
- Issue Date
- 2001
- Identifier
- 166054/325007 / 000993568
- Language
- kor
- Description
학위논문(석사) - 한국과학기술원 : 전산학전공, 2001.2, [ [iv], 40 p. ]
- Keywords
저전력; 캐쉬; cache; low power
- Appears in Collection
- CS-Theses_Master(석사논문)
- Files in This Item
- There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.