A 187dB FoMS 46fJ/Conv. 2nd-order Highpass ΔΣ Capacitance-to-Digital Converter

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 59
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorJung, Yoontaeko
dc.contributor.authorOh, Seinko
dc.contributor.authorKoo, Jiminko
dc.contributor.authorPark, Seungako
dc.contributor.authorSuh, Ji-Hoonko
dc.contributor.authorCho, Dongheeko
dc.contributor.authorHa, Sohmyungko
dc.contributor.authorJe, Minkyuko
dc.date.accessioned2023-12-04T07:01:57Z-
dc.date.available2023-12-04T07:01:57Z-
dc.date.created2023-11-29-
dc.date.issued2023-06-11-
dc.identifier.citation2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)-
dc.identifier.urihttp://hdl.handle.net/10203/315686-
dc.description.abstractThe proposed capacitance-to-digital converter (CDC) achieves 187dB FoMS, which is >2x improvement over the state-of-the-art, with FoMW of 46fJ/Conv.-Step. We employ a highpass ΔΣM in CDC applications for the first time while using loop filters based on power-efficient floating inverter amplifiers (FIAs).-
dc.languageEnglish-
dc.publisherIEEE-
dc.titleA 187dB FoMS 46fJ/Conv. 2nd-order Highpass ΔΣ Capacitance-to-Digital Converter-
dc.typeConference-
dc.identifier.scopusid2-s2.0-85167620032-
dc.type.rimsCONF-
dc.citation.publicationname2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits)-
dc.identifier.conferencecountryJA-
dc.identifier.conferencelocationKyoto-
dc.identifier.doi10.23919/vlsitechnologyandcir57934.2023.10185219-
dc.contributor.localauthorJe, Minkyu-
dc.contributor.nonIdAuthorKoo, Jimin-
dc.contributor.nonIdAuthorPark, Seunga-
dc.contributor.nonIdAuthorSuh, Ji-Hoon-
dc.contributor.nonIdAuthorCho, Donghee-
dc.contributor.nonIdAuthorHa, Sohmyung-
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0