Design of Reconfigurable Time-to-Digital Converter Based on Cascaded Time Interpolators for Electrical Impedance Spectroscopy

Cited 1 time in webofscience Cited 0 time in scopus
  • Hit : 51
  • Download : 4
This paper presents a reconfigurable time-to-digital converter (TDC) used to quantize the phase of the impedance in electrical impedance spectroscopy (EIS). The TDC in the EIS system must handle a wide input-time range for analysis in the low-frequency range and have a high resolution for analysis in the high-frequency range. The proposed TDC adopts a coarse counter to support a wide input-time range and cascaded time interpolators to improve the time resolution in the high-frequency analysis without increasing the counting clock speed. When the same large interpolation factor is adopted, the cascaded time interpolators have shorter measurement time and smaller chip area than a single-stage time interpolator. A reconfigurable time interpolation factor is adopted to maintain the phase resolution with reasonable measurement time. The fabricated TDC has a peak-to-peak phase error of less than 0.72 degrees over the input frequency range from 1 kHz to 512 kHz and the phase error of less than 2.70 degrees when the range is extended to 2.048 MHz, which demonstrates a competitive performance when compared with previously reported designs.
Publisher
MDPI
Issue Date
2020-04
Language
English
Article Type
Article
Citation

SENSORS, v.20, no.7

ISSN
1424-8220
DOI
10.3390/s20071889
URI
http://hdl.handle.net/10203/275325
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
Design-of-reconfigurable-timetodigital-converter-based-on-cascaded-time-interpolators-for-electrical-impedance-spectroscopy2020Sensors-SwitzerlandOpen-Access.pdf(5.22 MB)Download
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 1 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0