DSpace at KOASAS
College of Engineering(공과대학)School of Electrical Engineering(전기및전자공학부)EE-Patent(특허)

멀티 코어 시스템 및 멀티 코어 시스템의 작업 스케줄링 방법processor throttling 기법을 활용한 processor power-gating 구조 및 방법

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 180
  • Download : 0
Export
김동준researcher / 송석우 / 이민석 / 서웅 / 조연곤 / 류수정
Assignee
KAIST
Country
CC (Cocos (Keeling) Islands)
Application Date
2014-05-29
Application Number
201410232954.5
Registration Date
2019-11-15
Registration Number
ZL201410232954.5
URI
http://hdl.handle.net/10203/273760
Appears in Collection
EE-Patent(특허)
Files in This Item
There are no files associated with this item.

Display Full Item Record

qr_code

  • mendeley

    citeulike

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.


rss_1.0 rss_2.0 atom_1.0