DRAM-less: Hardware Acceleration of Data Processing with New Memory

Cited 7 time in webofscience Cited 4 time in scopus
  • Hit : 425
  • Download : 0
General purpose hardware accelerators have become major data processing resources in many computing domains. However, the processing capability of hardware accelerations is often limited by costly software interventions and memory copies to support compulsory data movement between different processors and solid-state drives (SSDs). This in turn also wastes a significant amount of energy in modern accelerated systems. In this work, we propose, DRAM-less, a hardware automation approach that precisely integrates many state-of-the-art phase change memory (PRAM) modules into its data processing network to dramatically reduce unnecessary data copies with a minimum of software modifications. We implement a new memory controller that plugs a real 3x nm multi-partition PRAM to 28nm technology FPGA logic cells and interoperate its design into a real PCIe accelerator emulation platform. The evaluation results reveal that our DRAM-less achieves, on average, 47% better performance than advanced acceleration approaches that use a peer-to-peer DMA.
Publisher
Institute of Electrical and Electronics Engineers Inc.
Issue Date
2020-02-24
Language
English
Citation

26th IEEE International Symposium on High Performance Computer Architecture (HPCA), pp.287 - 302

ISSN
1530-0897
DOI
10.1109/HPCA47549.2020.00032
URI
http://hdl.handle.net/10203/272451
Appears in Collection
EE-Conference Papers(학술회의논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 7 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0