A 0.1-1.5-GHz Wide Harmonic-Locking-Free Delay-Locked Loop Using an Exponential DAC

Cited 7 time in webofscience Cited 6 time in scopus
  • Hit : 424
  • Download : 0
This letter presents a delay-locked loop (DLL) that can have a wide harmonic-locking-free frequency range, by using a digital-to-analog converter-based (DAC-based) band-selection circuit (BSC). The proposed exponential DAC (EDAC) used for the BSC generates a set of initial control voltages that follow a geometric sequence while satisfying the condition for avoiding harmonic locking. Thus, the BSC can cover a much wider range of frequencies free from harmonic locking than it could cover when it used a conventional, linear DAC that generated a set of control voltages following an arithmetic sequence. In this letter, the DLL was fabricated in a 65-nm CMOS and it had a measured harmonic-locking-free range from 0.1 to 1.5 GHz. The measured 1-MHz phase noise and rms jitter at 1.0 GHz were -128 dBc/Hz and 1.99 ps, respectively. The active area was 0.052 mm(2), and the power consumption was 5.5 mW.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2019-08
Language
English
Article Type
Article
Citation

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, v.29, no.8, pp.548 - 550

ISSN
1531-1309
DOI
10.1109/LMWC.2019.2921718
URI
http://hdl.handle.net/10203/266058
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 7 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0