SAR-assisted continuous-time delta sigma modulator = 축차 비교형 데이터 변환기를 활용한 연속시간 델타 시그마 변환기

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 269
  • Download : 0
For power efficiency and reduced design complexity, a SAR-assisted continuous-time delta sigma modulator (CT DSM) has been proposed and researched. Using SAR ADC as a multi-bit quantizer in the modulator, the design of multi-bit quantizer is quite simple and compact. Its power consumption also could be saved. A CT DSM with delta conversion based SAR ADC has been proposed to reduce the burden of internal conversion speed for SAR ADC. The delta conversion scheme utilizing oversampling characteristic could effectively reduce the number of conversion cycle. It operates 600 MS/s with a 10 MHz BW, which has 5-bit SAR ADC as a multi-bit quantizer. The prototype was implemented in a 28 nm CMOS process and achieves a peak 67.4 dB SNDR and the power consumption of 8.9 mW A CT DSM with SAR-assisted digital-domain noise coupling (DNC) introduces a high-order continuous time (CT) delta sigma modulator (DSM) that applies digital-domain noise coupling (DNC) based on the structural advantages of the SAR ADC, which makes the implementation of second-order noise coupling very simple. Due to digital-domain implementation as well as the SAR ADC where the key building blocks are embedded for the proposed DNC, a compact and power-efficient modulator could be designed. For low circuit noise, a feedback DAC is implemented with a tri-level current steering DAC. Tri-level data-weight averaging (TDWA) improves the linearity of the DAC. With the proposed DNC and TDWA, the prototype CT DSM fabricated in a 28 nm CMOS achieves a peak 74.4 dB SNDR and an 80.8 dB dynamic range (DR) for a 10 MHz BW with an OSR of 16, resulting in a Schreier FoMDR of 174.5 dB. The chip area occupies 0.1 mm2 and the power consumption is 4.2 mW.
Advisors
Ryu, Seung Takresearcher류승탁researcher
Description
한국과학기술원 :전기및전자공학부,
Publisher
한국과학기술원
Issue Date
2018
Identifier
325007
Language
eng
Description

학위논문(박사) - 한국과학기술원 : 전기및전자공학부, 2018.2,[v, 41 p. :]

Keywords

Analog-to-digital converter (ADC)▼acontinuous-time delta sigma modulator (CT DSM)▼asuccessive-approximation register (SAR)▼adelta conversion▼aexcess-loop-delay (ELD)▼anoise coupling▼adigital-domain noise coupling (DNC)▼atri-level data-weight averaging (TDWA); 아날로그 디지털 변환기▼a연속시간 델타 시그마 변환기▼a축차 비교형 변환기▼a델타 변환▼a초과 지연▼a노이즈 커플링▼a디지털 도메인 노이즈 커플링▼a3개 상태 데이터에 기반한 랜덤기

URI
http://hdl.handle.net/10203/265177
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=734401&flag=dissertation
Appears in Collection
EE-Theses_Ph.D.(박사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0