Rigorous mathematical model of through-silicon via capacitance

Cited 1 time in webofscience Cited 0 time in scopus
  • Hit : 550
  • Download : 0
DC FieldValueLanguage
dc.contributor.authorKim, Kibeomko
dc.contributor.authorKim, Jedokko
dc.contributor.authorKim, Hongkyunko
dc.contributor.authorAhn, Seungyoungko
dc.date.accessioned2018-09-18T06:36:18Z-
dc.date.available2018-09-18T06:36:18Z-
dc.date.created2018-09-10-
dc.date.created2018-09-10-
dc.date.issued2018-09-
dc.identifier.citationIET CIRCUITS DEVICES & SYSTEMS, v.12, no.5, pp.589 - 593-
dc.identifier.issn1751-858X-
dc.identifier.urihttp://hdl.handle.net/10203/245651-
dc.description.abstractThrough-silicon vias (TSVs) are a key technology for three-dimensional integrated circuits. As the integration of circuits increases, high temperature has a greater effect on the performance of the TSV interconnections. The metal-oxide semiconductor (MOS) effect is one of the most important temperature-dependent characteristics of a TSV. This study introduces the mathematical model of a TSV to predict the MOS effect more accurately. The thermal effect that varies due to the change in the TSV capacitance and depletion region can be modelled by the non-linear the Poisson equation including mobile charge carriers. In procedures to solve this equation, the proposed method considers not only the thermal effect of intrinsic carrier concentration and silicon bandgap energy but also the shift effect of the flat band voltage due to the Si-SiO2 interface charges. In addition, since it considers the minority carrier generation rate, which is dependent on the change of gate voltage, the MOS effect in a TSV can be explained more accurately using equations derived from these procedures. To verify the proposed mathematical model, comparison with the numerical method is carried out, and these results show that the proposed method is very accurate in explaining the MOS effect in a TSV.-
dc.languageEnglish-
dc.publisherINST ENGINEERING TECHNOLOGY-IET-
dc.subjectVIAS-
dc.subjectTSV-
dc.titleRigorous mathematical model of through-silicon via capacitance-
dc.typeArticle-
dc.identifier.wosid000443027300010-
dc.identifier.scopusid2-s2.0-85052606127-
dc.type.rimsART-
dc.citation.volume12-
dc.citation.issue5-
dc.citation.beginningpage589-
dc.citation.endingpage593-
dc.citation.publicationnameIET CIRCUITS DEVICES & SYSTEMS-
dc.identifier.doi10.1049/iet-cds.2017.0157-
dc.contributor.localauthorAhn, Seungyoung-
dc.contributor.nonIdAuthorKim, Hongkyun-
dc.description.isOpenAccessN-
dc.type.journalArticleArticle-
dc.subject.keywordPlusVIAS-
dc.subject.keywordPlusTSV-
Appears in Collection
GT-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 1 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0