DC Field | Value | Language |
---|---|---|
dc.contributor.advisor | Bae, Hyeon-Min | - |
dc.contributor.advisor | 배현민 | - |
dc.contributor.author | Jeon, Younho | - |
dc.date.accessioned | 2018-06-20T06:22:21Z | - |
dc.date.available | 2018-06-20T06:22:21Z | - |
dc.date.issued | 2017 | - |
dc.identifier.uri | http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=675428&flag=dissertation | en_US |
dc.identifier.uri | http://hdl.handle.net/10203/243320 | - |
dc.description | 학위논문(석사) - 한국과학기술원 : 전기및전자공학부, 2017.2,[iii, 28 p. :] | - |
dc.description.abstract | With the rapid growth of data center’s IP traffic, there is a growing demand for a higher speed and larger capacity memory in the server-oriented memory. A load reduced dual in-line memory module (LRDIMM), including data buffers (DBs), was selected as a new standard for memory controller to drive much more memory at higher speed in a memory channel. The proposed DB compensates for signal integrity that is corrupted by crosstalk noise from adjacent channels that is becoming dominant performance limiting source as the data rate gets faster. 3x-oversampling based Clock and Data Recovery (CDR) circuit is implemented including Instantaneous Multiple Phase Generators (IMPG) to obtain 3 samples within 1 unit interval. Phase drift calibration scheme is also implemented for continuous tracking of the internal phase change even in a random access environment. The proposed data buffer is implemented using 40nm process. The operating speed supports 3.2Gbps, the maximum rate defined by the DDR4 DB standard, and the proposed structure get a signal-to-noise ratio (SNR) improvement of 1.5 dB at BER of $10^-5}. | - |
dc.language | eng | - |
dc.publisher | 한국과학기술원 | - |
dc.subject | high speed memory interface | - |
dc.subject | crosstalk | - |
dc.subject | oversampling | - |
dc.subject | CDR | - |
dc.subject | instantaneous multi-phase generation | - |
dc.subject | 고속 메모리 인터페이스 | - |
dc.subject | 누화 | - |
dc.subject | 추가 표본 | - |
dc.subject | 클럭-데이터 복원 | - |
dc.subject | 순간 다수 위상 발생기 | - |
dc.title | 3x-oversampling based clock and data recovery in high speed memory interface | - |
dc.title.alternative | 고속 메모리 인터페이스에서의 3배 추가 표본을 이용한 클럭-데이터 복원 | - |
dc.type | Thesis(Master) | - |
dc.identifier.CNRN | 325007 | - |
dc.description.department | 한국과학기술원 :전기및전자공학부, | - |
dc.contributor.alternativeauthor | 전윤호 | - |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.