Showing results 1 to 2 of 2
Developing an Integrated Design Strategy for Chip Layout Optimization Wits, W. W.; Jauregui-Becker, J. M.; Vliet, F. E. van; Riele, G. J. te, 21st CIRP Design Conference, 2011 |
Modeling the Structure and Complexity of Engineering Routine Design Problems Jauregui-Becker, J. M.; Wits, W. W.; Van Houten, F. J. A. M., 21st CIRP Design Conference, 2011 |
Discover