A Time-Domain High-Order MASH Delta Sigma ADC Using Voltage-Controlled Gated-Ring Oscillator

Cited 28 time in webofscience Cited 0 time in scopus
  • Hit : 397
  • Download : 323
In this paper, a time-domain high-order Delta Sigma analog-to-digital converter (ADC) using voltage-controlled gated-ring oscillator (VC-GRO) and time-domain multi-stage-noise-shaping (MASH) is introduced. To implement the high-order noise transfer function (NTF), a voltage-controlled oscillator (VCO) and VC-GRO quantizers are cascaded. Unlike conventional high-order Delta Sigma ADC using feedback loop, the proposed ADC has advantages that the architecture is open-loop and the quantizer resolution depends on the time resolution, thus making it attractive for deep submicron CMOS process. The performance of the proposed ADC is theoretically analyzed and simulated, including non-ideal conditions such as nonlinearity, mismatch, propagation delay of logic gates, phase noise, and sampling clock jitter.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2013-04
Language
English
Article Type
Article
Keywords

TO-DIGITAL CONVERTER; NOISE; QUANTIZER; DESIGN

Citation

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, v.60, no.4, pp.856 - 866

ISSN
1549-8328
DOI
10.1109/TCSI.2012.2209298
URI
http://hdl.handle.net/10203/191229
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 28 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0