Macho: A Failure Model-oriented Adaptive Cache Architecture to enable Near-Threshold Voltage Scaling

Cited 13 time in webofscience Cited 16 time in scopus
  • Hit : 484
  • Download : 1005
DC FieldValueLanguage
dc.contributor.authorTayyeb Mahmoodko
dc.contributor.authorKim, Soontaeko
dc.contributor.authorHong, Seokinko
dc.date.accessioned2014-09-02T01:58:40Z-
dc.date.available2014-09-02T01:58:40Z-
dc.date.created2013-11-11-
dc.date.created2013-11-11-
dc.date.created2013-11-11-
dc.date.issued2013-02-27-
dc.identifier.citationIEEE International Symposium on High Performance Computer Architecture , pp.532 - 541-
dc.identifier.urihttp://hdl.handle.net/10203/189796-
dc.description.abstractRecent interest in CMOS voltage scaling has produced a class of cache architectures which tolerate parametric SRAM failures at low voltage by substituting faulty words of one cache line with healthy words of another line. These caches rely on the fault maps (which grow reciprocally with smaller word sizes) for fault identification. Therefore, the benefits of cache voltage scaling must be rigorously investigated against the cost of their fault map overheads, especially in large caches. This paper reviews the word substitution caches and develops their parametric failure model. Our developed model leads to a non-intrusive and reconfigurable cache (Macho) which can be locally optimized (based on local fault density) by two graph-based algorithms. Specifically, our adaptive matching algorithm increases effective cache capacity by dynamically concentrating healthy cache blocks into active cache sets. Macho enables voltage scaling down to 400mV by tolerating high SRAM-failure rates (>= 1 %) and achieves better energy reduction (44 %) than other substitution caches with similar area overheads.-
dc.languageEnglish-
dc.publisherIEEE Computer Society-
dc.titleMacho: A Failure Model-oriented Adaptive Cache Architecture to enable Near-Threshold Voltage Scaling-
dc.typeConference-
dc.identifier.wosid000323775000046-
dc.identifier.scopusid2-s2.0-84880280191-
dc.type.rimsCONF-
dc.citation.beginningpage532-
dc.citation.endingpage541-
dc.citation.publicationnameIEEE International Symposium on High Performance Computer Architecture-
dc.identifier.conferencecountryCC-
dc.identifier.conferencelocationShenzhen-
dc.identifier.doi10.1109/HPCA.2013.6522347-
dc.embargo.liftdate9999-12-31-
dc.embargo.terms9999-12-31-
dc.contributor.localauthorKim, Soontae-
dc.contributor.nonIdAuthorTayyeb Mahmood-
dc.contributor.nonIdAuthorHong, Seokin-
Appears in Collection
CS-Conference Papers(학술회의논문)
Files in This Item
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 13 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0