Analysis and design of on-chip single cell trapping system using dielectrophoresis유전영동을 이용한 단일 세포 포획하는 IC 시스템의 설계 및 분석

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 772
  • Download : 0
DC FieldValueLanguage
dc.contributor.advisorCho, Seong-Hwan-
dc.contributor.advisor조성환-
dc.contributor.authorJo, Young-Woo-
dc.contributor.author조영우-
dc.date.accessioned2013-09-12T02:01:15Z-
dc.date.available2013-09-12T02:01:15Z-
dc.date.issued2013-
dc.identifier.urihttp://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=513370&flag=dissertation-
dc.identifier.urihttp://hdl.handle.net/10203/180978-
dc.description학위논문(석사) - 한국과학기술원 : 전기및전자공학과, 2013.2, [ iii, 26 p. ]-
dc.description.abstractThe lab-on-a-chip technology covers the design and development of bio-tools for drug discovery, diagnostics, and tissue engineering. This technology targets to integrate these devices on a minimum scale with low cost. We are here concerned with the manipulating cell for medical applications such as cell culture, cell therapy and diagnostics. For these purposes, a variety of cell manipulation methods are proposed and developed over the past decade. But, this technique requires a bulk and expensive equipment. The work here is of a dielectrophoresis(DEP) based single cell trapping on-chip system aiming at analyzing the cell’s electrical properties. For suspended particles in water, the dielectric constant is less than the dielectric constant of water. Consequently, the particles are repelled from regions of high electric field intensities. This phenomenon is called negative DEP. The proposed architecture concentrates to generate DEP force on single chip. The system using CMOS technologies for DEP systems can take several advantages of CMOS technologies in terms of size and cost. To create an electric field, the system consists of signal generator and patterned electrode arrays. The electrode arrays are patterned with particular shapes into glass substrate and CMOS IC to generate the negative DEP force. To create higher electric field, the opening layer of the CMOS process is used. The finite element software COMSOL Multiphysics has been used to perform the numerical simulation. The proposed system has been tested with red blood cells. Generating negative DEP force on glass substrate is successfully verified and electric field on the CMOS IC is also verified.eng
dc.languageeng-
dc.publisher한국과학기술원-
dc.subjectcell trapping-
dc.subjecton-chip-
dc.subject세포 포획-
dc.subject유전영동-
dc.subjectdielectrophoresis-
dc.titleAnalysis and design of on-chip single cell trapping system using dielectrophoresis-
dc.title.alternative유전영동을 이용한 단일 세포 포획하는 IC 시스템의 설계 및 분석-
dc.typeThesis(Master)-
dc.identifier.CNRN513370/325007 -
dc.description.department한국과학기술원 : 전기및전자공학과, -
dc.identifier.uid020113604-
dc.contributor.localauthorCho, Seong-Hwan-
dc.contributor.localauthor조성환-
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0