A Binary-Weighted Switching and Reconfiguration-Based Programmable Gain Amplifier

Cited 38 time in webofscience Cited 0 time in scopus
  • Hit : 284
  • Download : 0
In previous works, the authors reported on binary-weighted switching and reconfiguration techniques to design programmable gain amplifiers (PGAs) with a wide decibel (dB)-linear range, a small gain error, a wide 3-dB bandwidth, and high linearity. In this brief, two techniques are analyzed in more detail. Adopting the two techniques, a new low-voltage PGA version is proposed that offers a precise and process/temperature- insensitive gain and achieves a double dB- linear range with a small gain error while maintaining the same chip size, as compared with those of previous designs. Implemented in 0.18-mu m CMOS, from the measurements, the proposed PGA shows a dB- linear gain range of 42 dB (-21 to 21 dB) with a gain error of less than +/- 0.54 dB, a maximum input-referred third-order intercept point (IIP3) of 14 dBm, and a 3-dB bandwidth of 60 MHz at the maximum gain while consuming only 2.1 mA from a 1.5-V supply.
Publisher
IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
Issue Date
2009-09
Language
English
Article Type
Article
Keywords

VGA

Citation

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, v.56, no.9, pp.699 - 703

ISSN
1549-7747
DOI
10.1109/TCSII.2009.2027958
URI
http://hdl.handle.net/10203/175525
Appears in Collection
EE-Journal Papers(저널논문)
Files in This Item
There are no files associated with this item.
This item is cited by other documents in WoS
⊙ Detail Information in WoSⓡ Click to see webofscience_button
⊙ Cited 38 items in WoS Click to see citing articles in records_button

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0