DSpace at KOASAS
Browsing DSpace

Browse by Subject high-level synthesis

A to Z

All 0-9

A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

or enter first few letters:

Showing results 1 to 11 of 11

1
A New Approach to the Multiport Memory Allocation Problem in Data Path Synthesis

Taewhan Kim; C.L. Liu, INTEGRATION-THE VLSI JOURNAL, v.19, no.3, pp.133 - 160, 1995-10

2
A stepwise refinement synthesis of digital systems for testability enhancement

Kim, Taewhan; Chung, KS; Liu, CL, IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, v.E82A, no.6, pp.1070 - 1081, 1999-06

3
(An) integrated algorithm for memory allocation and mapping in high-level synthesis = 상위단계 합성에서의 메모리 할당과 배정을 위한 통합적 알고리즘link

Seo, Jae-Won; 서재원; et al, 한국과학기술원, 2002

4
Bus optimization for low power in high-level synthesis

Hong, S; Kim, Taewhan, JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, v.12, pp.1 - 17, 2003-02

5
Circuit Optimization using Carry-Save-Adder Cells

Taewhan Kim; William Jao; Steve Tjiang, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.17, no.10, pp.974 - 984, 1998-10

6
CONSCEP: A CONfigurable SoC Emulation Platform for C-based fast prototyping

Yang, W; Kyung, Chong-Min, JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, v.14, pp.137 - 157, 2005-02

7
Coupling-aware high-level interconnect synthesis

Lyuh, CG; Kim, Taewhan; Kim, KW, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.23, no.1, pp.157 - 164, 2004-01

8
High-level Synthesis for Low-Power Based on Network Flow Method

chun-gi lyuh; taewhan kim, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.11, no.3, pp.364 - 375, 2003-06

9
HLS-1: A High-Level Synthesis Framework for Latch-Based Architectures

Paik, Seung-Whun; Shin, In-Sup; Kim, Tae-Whan; Shin, Young-Soo, IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, v.29, pp.657 - 670, 2010-05

10
HLS-dv: High-level synthesis of dual-$V_{dd}$ architectures = 이중 전압을 이용한 아키텍처의 상위 수준 합성link

Shin, In-Sup; 신인섭; et al, 한국과학기술원, 2009

11
Memory allocation and mapping in high-level synthesis - An integrated approach

Seo, J; Kim, Taewhan; Panda, PR, IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, v.11, no.5, pp.928 - 938, 2003-10

Discover

rss_1.0 rss_2.0 atom_1.0