

Fabrication and room-temperature characterization of a silicon selfassembled quantum-dot transistor

B. H. Choi, S. W. Hwang, I. G. Kim, H. C. Shin, Yong Kim et al.

Citation: Appl. Phys. Lett. 73, 3129 (1998); doi: 10.1063/1.122695

View online: http://dx.doi.org/10.1063/1.122695

View Table of Contents: http://apl.aip.org/resource/1/APPLAB/v73/i21

Published by the American Institute of Physics.

Additional information on Appl. Phys. Lett.

Journal Homepage: http://apl.aip.org/

Journal Information: http://apl.aip.org/about/about_the_journal Top downloads: http://apl.aip.org/features/most_downloaded

Information for Authors: http://apl.aip.org/authors

ADVERTISEMENT



APPLIED PHYSICS LETTERS VOLUME 73, NUMBER 21 23 NOVEMBER 1998

Fabrication and room-temperature characterization of a silicon self-assembled quantum-dot transistor

B. H. Choi and S. W. Hwang^{a)}

Department of Electronics Engineering, Korea University, Sungbukku, Anamdong, Seoul 136-701, Korea

I. G. Kim and H. C. Shin

Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Yusonggu, Kusongdong, Taejon 305-701, Korea

Yong Kim and E. K. Kim

Semiconductor Materials Research Center, Korea Institute of Science and Technology, P.O. Box 131, Cheongryang, Seoul 130-650, Korea

(Received 3 August 1998; accepted for publication 23 September 1998)

A quantum-dot transistor based on silicon self-assembled quantum dots has been fabricated. The device shows staircases and oscillations in the drain current at room temperature. These data are interpreted as due to single electron tunneling through the dots located in the shortest current path between the source and the drain electrodes. The dot size calculated from the data is \sim 7 nm, which is consistent with the size of the self-assembled dots incorporated in the transistor. © 1998 American Institute of Physics. [S0003-6951(98)02147-0]

Single electron tunneling and its application to various electronic devices have been studied extensively for more than a decade. Recently, there have been a lot of breakthroughs for the fabrication of single electron transistors (SETs) operating at room temperature. Most of the room temperature SETs reported so far^{2–5} have been based on silicon (Si) technologies, except a few devices fabricated by scanning tunneling microscope nano-oxidation of metals. The well-established Si technologies have made it possible to reliably generate ultrasmall quantum dots. On the other hand, a quantum-dot transistor based on silicon will have full integration capability with other conventional Si devices.

Other than the nanolithographic definition, an interesting way of forming ultrasmall quantum dots is resorting to self-assembled growth techniques. Recently, a floating gate memory incorporating such Si self-assembled quantum dots (SAQDs) has been successfully demonstrated.⁸ However, a switching device using Si SAQDs has not been reported.

In this letter, the fabrication and the characterization of a quantum-dot transistor utilizing Si SAQDs have been reported. A few number of Si SAQDs with the diameter of 8–10 nm are selected by the deposition of ultrasmall metal pads with the gap ≤30 nm. The current–voltage characteristics measured from the fabricated quantum-dot transistor exhibit staircases and oscillatory features at room temperature.


The Si SAQDs used in the work have been grown in a conventional low pressure chemical vapor deposition reactor with 20% diluted silane (SiH₄) source. The growth temperature and the time are 620 °C and 15 s, respectively. These conditions have been obtained from the optimization procedures for the spontaneous decomposition and assembly of the dots. $^{9-11}$ The substrate for SAQDs is a thermally grown SiO₂ layer with the thickness of 300 nm, on a (100) p-type Si wafer. Figure 1(a) shows the top view of Si SAQDs. The


diameter of the dots ranges from 8 to 10 nm and the average

Figure 2 shows the $I_{DS}-V_{DS}$ and the differential conductance-voltage $(dI_{\rm DS}/dV_{\rm DS}-V_{\rm DS})$ obtained from the transistor of Fig. 1 at room temperature. Clear staircases with the periodicity of 0.27 V can be seen both in the $I_{DS} - V_{DS}$ and in the $dI_{\rm DS}/dV_{\rm DS}-V_{\rm DS}$ traces. Figure 3 shows the $I_{\rm DS}$ $-V_{\rm BS}$ traces at several values of $V_{\rm DS}$'s. The current oscillations are noticeable in the data of $V_{DS} = 10$ and 30 mV and the magnitude of the oscillations becomes negligible when $V_{\rm DS}$ = 100 mV. Neglecting small noisy peaks in the data, the periodicity of the oscillation is 0.56 V when $V_{DS} = 10 \text{ mV}$ and 0.52 V when $V_{\rm DS}$ =30 mV. The current oscillations are observed also in the $I_{\rm DS} - V_{\rm GS}$ characteristics (Fig. 4). In the case of V_{GS} scans, the gate leakage current is comparable to $I_{\rm DS}$ when $V_{\rm GS} \ge 1.6$ V. In the range $0.8 < V_{\rm GS} < 1.6$ V, where the leakage current is negligible, the amplitude of the oscillations in the case of $V_{\rm DS}$ = 100 mV becomes smaller than in

dot density is estimated to be 3.85×10^{11} cm⁻². Several aluminum (Al) pads with nanometer dimensions are deposited using standard e-beam lithography and liftoff procedures. Figure 1(b) shows an overview of the quantum-dot transistor. The sharp-edged Al pads with the gap ≤30 nm are used as the source and the drain electrode and the larger pad is the side gate for the dot potential control. The backside of the substrate has been contacted and been used as the back gate. Figure 1(c) shows the magnified image of the source and the drain pads. Simultaneous focusing of the Si dots and the metal pads is impossible due to the height difference. However, it is expected from the dot density that there are at most three quantum dots in the shortest path (along the maximum electric field line) between the source and the drain pads. The current-voltage characteristics between the source and the drain $(I_{DS} - V_{DS})$, the side-gate bias (V_{GS}) characteristics, and the back-gate bias (V_{BS}) characteristics have been measured using an HP 4155 parameter analyzer. The device has been shielded in the box which has been modified from an HP 16442A test fixture.

a)Electronic mail: swhwang@kuccnx.korea.ac.kr








FIG. 1. (a) Scanning electron micrograph of self-assembled poly-Si quantum dots. (b) Atomic force microscope image of the quantum dot transistor fabricated by depositing several Al arms with nanometer sizes. (c) Magnified view of the active region of the quantum dot transistor.

the case of $V_{\rm DS} = 10$ and 50 mV. The strength of the oscillations in the range $V_{\rm GS} {\geqslant} 1.6$ V does not diminish even when $V_{\rm DS} = 100$ mV. However, the same periodicity of 0.16 V persists in all the ranges of $V_{\rm GS}$.

From the periodicity of the staircases, the sum of the junction capacitances of the dot, $C_D + C_S$ is found to be 0.296 aF. The gate coupling capacitance C_G from the $V_{\rm GS}$ oscillation period is 0.285 aF and the back-gate coupling capacitance C_B from the $V_{\rm BS}$ oscillation is 1.01 aF. As a




FIG. 2. $I_{\rm DS}-V_{\rm DS}$ and $dI_{\rm DS}/dV_{\rm DS}-V_{\rm DS}$ characteristics measured from the quantum dot transistor at room temperature.

result, the total self-capacitance of the dot $(C_D + C_S + C_G + C_B)$ is 1.59 aF, which leads to the dot diameter of 7.3 nm. It is consistent with the average dot diameter observed in the scanning electron micrographs.

From the average dot density of 3.85×10^{11} cm⁻², the average dot-to-dot distance is estimated to be ~16 nm. Since the gap between the drain and the source electrode is approximately twice larger than the dot-to-dot distance, there is a possibility that the observed data are originated from a more complicated configuration of more than one dot, in the maximum electric field region between two sharp-edged pads. In the case of multiple dots, the oscillations in I_{DS} would show multiple periods if the gate-coupling capacitance of one dot is different from those of the others. 12 In our case, only one period is observed in the oscillations. The location of the gate in our transistor is much farther than the dot-to-dot distance. Furthermore, the sizes of the dots participating in the transport are expected to be uniform as can be seen in Fig. 1(a). These result in the same gate-coupling capacitance value for each dot, and thus, a single-period oscillation. The final point is whether Coulomb staircase can be seen in a multiple dot topology. A recent experiment¹³ and calculation¹⁴ suggest that Coulomb staircases are observable in the multiple dot structure when the variations in the dot size and the junction capacitance value are small, such as in our case.

The main difference between the back gate and the side gate is that the side gate is directly connected to the source and the drain electrode by many dots on the substrate. In the bias region where the side gate leakage current is comparable to $I_{\rm DS}$, a current path consisting of a large number of dots




FIG. 3. $I_{\rm DS} - V_{\rm GS}$ characteristics at several different $V_{\rm DS}$ values.




FIG. 4. $I_{\rm DS} - V_{\rm BS}$ characteristics at several different $V_{\rm DS}$ values.

and tunnel junctions between the side gate and the source electrode can be open. However, the oscillations in $I_{\rm DS}$ persist since the side gate still performs potential modulation of the dots.

In conclusion, the quantum-dot transistor incorporating Si SAQDs has been fabricated. The $I_{\rm DS}-V_{\rm DS}$, the $I_{\rm DS}-V_{\rm BS}$, and the $I_{\rm DS}-V_{\rm GS}$ characteristics measured from the transistor at room temperature have been interpreted as due to single electron tunneling through a small number of quantum dots between the drain and the source electrode.

This work has been supported by CRI and K-2000 program. The work at Korea University has been supported by KOSEF (961-0918-085-2).

- ¹L. Guo, E. Leobandung, and S. Y. Chou, Science 275, 649 (1997).
- ² Y. Takahashi, M. Nagase, H. Namatsu, K. Kurihara, K. Iwdate, Y. Nakajima, S. Horiguchi, K. Murase, and M. Tabe, Electron. Lett. 31, 136 (1995).
- ³ A. Nakajima, T. Futatsugi, K. Kosemura, T. Fukano, and N. Yokoyama, Appl. Phys. Lett. **71**, 353 (1997).
- ⁴H. Ishikuro and T. Hiramoto, Appl. Phys. Lett. **71**, 3691 (1997).
- ⁵L. Zhuang, L. Guo, and S. Y. Chou, Appl. Phys. Lett. **72**, 1205 (1998); E. Leobandung, L. Guo, Y. Wang, and S. Y. Chou, J. Vac. Sci. Technol. B **13**, 2865 (1995).
- ⁶ K. Matsumoto, M. Ishii, K. Segawa, Y. Oka, B. J. Vartanian, and J. S. Hariss, Appl. Phys. Lett. 68, 34 (1996).
- ⁷J. Shirakashi, K. Matsumoto, N. Miua, and M. Konagai, Appl. Phys. Lett. 72, 1893 (1998).
- ⁸S. Tiwari, F. Rana, H. Hanafi, A. Harstein, E. F. Crabbe, and K. Chan, Appl. Phys. Lett. **68**, 1377 (1996).
- ⁹ A. Nakajima, Y. Sugita, K. Kawamura, H. Tomita, and N. Yokoyama, Jpn. J. Appl. Phys., Part 2 35, L189 (1996).
- ¹⁰ M. Fukuda, K. Nakagawa, S. Miyazaki, and M. Hirose, Appl. Phys. Lett. 70, 2291 (1997).
- ¹¹ I. K. Kim, H. Kim, J. Lee, and H. C. Shin, Extended Abstracts of SSDM 98' (1998), p. 170.
- ¹²T. Sakamoto, S. W. Hwang, F. Nihey, Y. Nakamura, and K. Nakamura, Jpn. J. Appl. Phys., Part 1 33, 4876 (1994).
- ¹³ W. Chen and H. Ahmed, J. Vac. Sci. Technol. B **13**, 2883 (1995).
- ¹⁴C. Wasshuber, H. Kosina, and S. Selberherr, IEEE Trans. Comput.-Aided Des. **16**, 937 (1997).