Self-Aligned Shallow Junction p+-gate GaAs JFET for Higher Turn-on and Breakdown Voltages

B.T. Jeon, J.H. Han, Y.S. Kwon, and K. Lee

Department of Electrical Engineering
Korea Advanced Institute of Science and Technology
Taejon, Korea.

Abstract

New self-aligned GaAs Junction Field Effect Transistor (JFET) fabrication technology using elemental shallow Zn diffusion from patterned Au/Zn gate metal is reported in this paper. Compared to the conventional Al-gate MESFET, our nonoptimized long channel device shows about 0.3V higher gate turn-on voltage in the forward bias and much larger reverse breakdown voltage (-20V vs. -8V) with comparable transconductance. This device can have potential applications in DCFL logic circuit and microwave power applications.

I. Introduction

It is well known that conventional MESFET technology suffers from gate leakage problems due to the low turn-on voltage of the Schottky barrier (typically 0.7V) to be useful for low power and high speed DCFL (Direct Coupled FET Logic) circuit application. Therefore, there have been many attempts to increase the gate turn-on voltage using p⁺ gate instead of Schottky barrier[1-4]. JFET has the merits of larger built-in voltage of p-n junction and gives larger noise margin and logic swing. However, compared to MESFET, either it has much lower performance due to the large parasitic capacitances or the fabrication technologies reported to date are too complex to be manufacturable at present time.

Zn diffusion in GaAs and other III-V semiconductors for p-type layer has long been very popularly used in open- or closed-type methods[5-7]. Sources of Zn have included the gallium-zinc alloys, combination of zinc-arsenic compounds, tungsten film embedding zinc and doped oxide source as solid type, and DEZ(Diethyl-Zinc) and TEAs(Triethyl-Arsine) as gas flow[8-10]. For the p+-gate JFET, shallow Zn diffusion and small lateral diffusion are indispensable to obtain high performance[2]. But this requires critical alignment step of gate metal pattering over Zn diffused area to obtain short channel length and small parasitic capacitances.

In this paper, a new simple method to fabricate JFET using elemental shallow Zn diffusion from patterned Zn/Au gate metal is reported. Fig. 1 shows the schematic cross section of the fabricated device. As can be seen in Fig.1, our process is the same as that of the conventional MESFET except shallow p⁺⁺-n junction formation under the Au gate. Because Zn is diffused from gate metal, p⁺⁺-n junction is self-aligned to the gate metal.

II. Device Fabrication

Si doped n-GaAs active layer and n⁺-layer for ohmic contacts were grown by MOCVD. Thickness and doping concentration are 0.2μm and 3×10¹⁷cm ⁻³ for n-layer and 0.1 μm and higher than 1×10¹⁸ cm ⁻³ for n⁺ layer, respectively. Ohmic contacts were formed with Au/Ni/AuGe for the source and drain by lift-off process. After gate pattern was defined by photolithography, channel region is recessed using NH₄OH:H₂O₂:H₂O etchant (1:1:200) with an etch rate of 0.1μm/min. Gate

C-16

metal composed of $0.1\mu m/0.2\mu m$ thick Au/Zn was evaporated. Si₃N₄ of $0.3\mu m$ thickness, is then sputtered. Si₃N₄ dielectric film not only passivates the surface as well as protects against Zn out-diffusion to the ambient and against lateral Zn diffusion along GaAs surface. Rapid thermal diffusion was carried out for a few seconds in an open-tube system with nitrogen ambient at 400°C. In addition to the recess etching, diffusion time was controlled to adjust the threshold voltage while temperature was kept constant at 400°C. Si₃N₄ was patterned by photolithography and etched in BOE(buffered oxide etchant). Au in the gate metal not only reduces the gate resistance but also protects Zn from BOE attack.

The junction depth, which is estimated very crudely by comparing average Idss values of fabricated devices, is shown in Fig.2 as a function of the square root of the diffusion time at 400°C. The electrical characteristics of our fabricated GaAs

JFET with a junction depth of less than 50 nm are reported here.

III. Device Characteristics

The fabricated JFET and MESFET have 4 μm gate length and 220 μm width. Both conventional Schottky gate MESFET and proposed JFET are fabricated using a same process sequence except gate metal formation. Figure 3 compares forward gate current vs. voltage characteristics between conventional Al Schottky barrier (left curve) and p++ junction gate (right curve). We can see from this figure that the proposed device has about 0.3V higher forward turn-on voltage. Moreover, Fig.4 shows that reverse breakdown voltage of our proposed JFET is about -20V which is much larger than that of conventional Schottky gate (about -8V). From this figure, we can see that lateral diffusion of Zn along GaAs surface is very small. If there were appreciable lateral diffusion, p++-n+ junction would be formed between gate metal and n+ source and drain region(see Fig.1). If this is the case, reverse breakdown voltage would be very low. Ideality factor of our JFET is around 1.75. The drain I-V curves are shown in Fig.5. The transconductance, Gm, was measured to be about 90 mS/mm at V_{ds} = 4V and V_{gs} = -0.1V, which is quite high for the long gate length, while conventional MESFET has typical transconductance of around 70 mS/mm. This implies that Zn diffusion does not degraded device performance at least for the long channel device.

Although in this paper we report only the result for the relatively long channel JFET due to the lithography limit of our facility, similar improvement for the short channel JFET is expected. This is because from the measured data, we can estimate that the Zn diffusion has very shallow junction depth as well as very small lateral diffusion, both of which are very crucial for high performance short channel

IV. Conclusion

New self-aligned GaAs Junction Field Effect Transistor (JFET) fabrication technology using elemental shallow Zn diffusion from patterned Au/Zn gate metal is reported in this paper. Compared to the conventional Al-gate MESFET, our nonoptimized long channel device shows about 0.3V higher gate turn-on voltage in the forward bias and much larger reverse breakdown voltage (-20V vs. -8V) with comparable transconductance. Due to the very shallow junction depth and small lateral diffusion, we expect similar improvement can be obtained for the submicron FETs.

Acknowledgement

This work was supported by the Korean Government Ministry of Science and Technology.

References

 J. K. Notthoff and R. Zuleeg, "High-speed, low-power GaAs JFET integrated circuits," IEDM Tech. Dig. pp.624, 1975.

[2] M. Wada, A. Okubora, C. Takano, H. Kawashki, Y. Hida and J. Kasahara, IEEE Trans. Electron Device, vol.36, pp.1387, 1989.

[3] C. L. Lin, J. M. Fernandez, and H. H. Wieder, IEEE Elect. Dev. Lett., EDL-11(1), pp.30, 1990.

[4] K. Lee and M. S. Shur, IEEE Trans. Elect. Dev., 37(8), pp. 908, 1990.


[5] H. C. Casey, Jr., Atomic Diffusion in Semiconductors, edited by D. Show, Plenum, New York, 1973.

[6] F. A. Cunnel and C. H. Gooch, J. Phys. Chem. Solids 15, pp.127,1960.

[7] K. K. Shih, J. Electrochem. Soc. 123, pp.1737,1976.

[8] Sandip Tiwari, Jeffrey Hintzman, and Alessandro Callegari, Appl. Phys. Lett. 51(25), pp.2118, 1987.

[9] S. K. Ghandhi and R. J. Field, Appl. Phys. Lett. 38(4), pp.267, 1981.
[10] M. Dohsen, J. Kasahara, Y. Kato and N. Watanabe, IEEE Trans. Electron Device Lett., EDL-2, pp.157, 1981.



S.I. GaAs substrate

Figure 1. Schematic cross diagram of fabricated JFET




Figure 2. Junction depth as a function of the square root of the diffusion time.




Figure 3. Comparison of forward I - V Figure 4. Comparcharacteristics for Aluminum gate (left curve) and p++ junction gate (right p++ junction gate. curve).

Figure 4. Comparison of reverse I-V characteristics for Aluminum gate and p++ junction gate.




Figure 5. I_{ds} - V_{ds} characteristics of selfaligned JFET. Top curve for V_{gs} =+0.7V, bottom curve for V_{gs} =-5.3V, step =-1V