

# KAIST Approach for Submicron Device Modeling

# KwyRo Lee

Department of Electrical Engineering
Korea Advanced Institute of Science and Technology
Taejon, Korea



### **ABSTRACT**

A new semi-empirical device modeling has been developed for modern submicron NMOS and PMOS devices. The characteristics are that it is based on device physics, that its expression is analytical for the entire bias range, and its parameter extraction is very straitforward. Our model is composed of UCCM(Unified Charge Control Model) and UMM(Universal Mobility Model) and incorporates all important physical aspects of short channel MOSFETs such as velocity saturation, channel length modulation, drain induced barrier lowering effect, sub and near threshold characteristics, and parasitic source and drain parasitic resistances. Moreover, our models guarantee the continuity of I-V and C-V as well as their derivatives, which give appreciable computation efficiency for circuit simulation. They are incorporated in our newly developed circuit simulator named AIM-spice as well as in SPICE 3, and compared with BSIM model.

### I. Introduction

Semiconductor device modeling is an important component of modern semiconductor VLSI technologies in such areas as device and circuit design to establish fabrication technology and process integration, and to provide process characterization data required to maintain proper yield, Quality Control (QC), and Quality Assurance (QA). The models help establish parameter lists for circuit simulation, design rules and, sometimes, in-house circuit simulation models. These tasks require physics-based, simple, and accurate device models. Dévice parameters should be extractable in an easy and unambiguous manner. This last requirement is especially important for statistical yield analysis, QC and QA. At the present time, the parameter extraction for most of the existing models relies on numerical optimization. However, such an approach makes it difficult to trace the observed electrical characteristics back to the fabrication process. Moreover, using numerical optimization, It is almost impossible to obtain statistical device data.

We try to meet challenging demands for fast computation time and guaranteed conversion combined with ease and reproducibility of parameter extraction, which of cource is based on device physics. For efficient computation time, our I-V model is continuous for the entire gate and drain bias. We have also developed new analytical a which allow us to incorporate parasitic resistance device models. Direct incorporation of the resistances is necessary for deep submicron device their resistance values become comparable to the channel resistance. This is also very crucial both frequency analog and digital circuits, especially device sizes and for statistical and reliability mode extrinsic models lead to enormous savings of com This is crucial for simulating large circuits.

# II. UCCM(Unifed Chrage Control Model UMM(Universal Mobility Model).

The following UCCM's for short channel N PMOS are shown to describe subthreshold, near threshold regions simultaneously using an analytic as follows[1-5],

 $V_{GS}$ – $(V_{tho} - \sigma V_{ds})$ – $\alpha V_F \approx \eta V_T ln(n_s/n_0) + a \cdot (n_s - V_{GS} + (V_{tho} - \sigma V_{ds}) + \alpha V_F \approx \eta V_T ln(p_s/p_0) + a \cdot (p_s - V_{GS} + (v_{tho} - \sigma V_{ds}) + a \cdot (v_$ 

We also find from accurate device physics[3 electron(hole) mobility was found to be universally on the

$$F_{eff} \approx \frac{C_{ox}}{2\epsilon_{Si}} (V_{GS} + V_{th})$$
 for electron,  
 $F_{eff} \approx \frac{C_{ox}}{3\epsilon_{Si}} (V_{GS} + 2V_{tho} - 6\phi_F)$  for hole.

The fonctional dependence is found to be simple as  $\mu_{\perp} = \mu_0 - \mu_1 (V_{GS} + V_{th})$  for electron,

$$\frac{1}{\mu_{\perp}} = \frac{1}{\mu_0} - \frac{1}{\mu_1} (V_{GS} + 2V_{tho})$$
 for hole.

Figures 5 and 6 shows the accuracy of our UMM. It our expression is different from the conventional dependencies, which have been widely used. Figure that our long channel I-V model developed using U UMM agree extremely well with the experimental n

# III. Unified I-V model for short channel MOSFETs[4,5].

The following unified I-V medels are developed for short channel devices in the triode region.

$$I_{DS} = \frac{1}{R_n} \frac{a \cdot n_S V_{DS} - \frac{\alpha}{2} V_{DS}^2}{\sqrt{V_{DS}^2 + V_L^2}}$$
 for nMOS,

$$I_{DS} = -\frac{1}{R_n} \frac{a \cdot p_S V_{DS} + \frac{\alpha}{2} V_{DS}^2}{V_L - \zeta V_{DS}} \quad \text{for pMOS}.$$

In the saturation region, we have

$$\begin{split} &I_{D(SAT)} = I_{DSAT} \bigg\{ 1 + \frac{V_L V_\lambda}{V_{DSAT} + V_L^2} \times \\ &\ln \bigg[ \sqrt{1 + \bigg( \frac{V_{DS} - V_{DSAT}}{\theta V_\lambda} \bigg)^2} - \frac{V_{DS} - V_{DSAT}}{\theta V_\lambda} \bigg] \bigg\} \text{ for nMOS,} \\ &I_{D(SAT)} = I_{DSAT} \bigg\{ 1 + \frac{V_\lambda}{V_L - V_{DSAT}} \times \\ &\ln \bigg[ \sqrt{1 + \bigg( \frac{V_{DS} - V_{DSAT}}{\theta V_\lambda} \bigg)^2} + \frac{V_{DS} - V_{DSAT}}{\theta V_\lambda} \bigg] \bigg\} \text{ for pMOS.} \end{split}$$

In short channel devices, the parasitic source and drain resistances are very important. Moreover, the parameters are extracted from the extrinsic I-V characteristics. We expand our I-V model for the extrinsic MOSFETs. Here we make the following approximations.

$$V_{GS} = V_{gs} - I_{DS} \cdot R_S,$$

 $V_{DS} = V_{ds} - I_{DS} \cdot (R_S + R_D).$ 

Substituting the above relationships into intrinsic unified current-voltage model, we can obtain the 2nd-order analytical equation for the drain current. And by solving this equation, we obtain the extrinsic I-V characteristics.

## IV. Parameter extraction and I-V characterization

Our parameter extraction starts from the experimental determination of saturation voltage and current. In deep saturation region, our model is written by the following equation

$$I_{DSAT} \frac{\partial V_{ds}}{\partial I_{DSAT}} \cong \frac{V_{DSAT}^2 + V_L^2}{V_L V_\lambda} (V_{ds} - V_{dsat})$$
 for nMOS,

$$I_{DSAT} \frac{\partial V_{ds}}{\partial I_{DSAT}} \cong \frac{V_L - \zeta V_{DSAT}}{V_{\lambda}} (V_{ds} - V_{dsat}) \text{ for pMOS.}$$

From this results, as shown in Fig. 9 and 10,  $(V_{dsat}, I_{DSAT})$  can be extracted from linear extrapolation of  $I_{DSAT} \frac{\partial V_{ds}}{\partial I_{DSAT}}$  versus  $V_{ds}$  plot. Moreover, the parameter  $V_{\lambda}$  is extracted

from the slope of this plot.

It is not difficult to show that the drain current can be

written as follows at saturation point.

$$\begin{split} &\frac{V_{GT}}{V_{DSAT}} = \frac{\alpha(2+\gamma)}{2} + R_n^2 \frac{\gamma I_{DSAT}}{V_{GT} V_{DSAT}} \quad \text{for nMOS,} \\ &\frac{V_{GT}}{V_{DSAT}} - \frac{I_{DSAT}}{WC_{ox}} \frac{L_{eff}}{V_{DSAT}^2} \frac{1}{\mu_S} = \frac{\alpha}{2} + \zeta R_n \frac{I_{DSAT}}{V_{DSAT}} \quad \text{for pMOS.} \end{split}$$

The parameters  $\alpha$ ,  $v_{sat}$  and  $\zeta$  can be extracted from F 11 and 12.

The measured and calculated I<sub>DS</sub>-V<sub>GS</sub> characte for our devices are compared in Figures 13-18. calculation has been done using parameters fror parameter extraction technique. As can be seen in figures, the agreement between the measured an calculated curves is excellent for the entire region MOSFET operation. In particular, the subthreshold reg reproduced quite accurately.

The calculated output resistances are shown in Fi 19 and 20, which are continuous throughout the entire of the drain voltage and in good agreement with

experimental data.

## IV. Unified C-V model

Figures 21-23 show the comparison of our C-V m based on UCCM and compared with the popular BSIN with our experimental data. Our new model includes the charge and it is more accurate in the subthreshold regir is based on the Quasi-Static Approximation (QSA) provides very smooth C-V expressions for all gate, and bulk biases, from subthreshold to the above-thre regime, and from the linear to the saturation regime. I same time, our model is simple enough to be useful for a simulation.

A detailed description of this new C-V model is giv Rho and Lee in this conference. Their idea was to rela bulk charge to the threshold voltage variation described I body plots. This allows us to express the MOS capacit in terms of the parameters  $\gamma_N$  and  $\Gamma_N$  which can read obtained from the threshold voltage measurements. inversion charge is determined by integrating the U equation. Once the inversion charges is obtained, "partitioned" between the source and drain contacts, with 60% of the inversion charge going to the source 40% going to the drain at the saturation point independent device capacitances are calculated a derivatives of the source and drain inversion charges at bulk charge with respect to the terminal voltages.

#### V. Conclusion

Based on unified charge control model, univ mobility model and field-velocity relationship, we deve new unified current-voltage model for subm MOSFETs. The characteristics are that it is based on d physics, that its expression is analytical for the entire range, and its parameter extraction is very straitforward model is composed of UCCM(Unified Charge Co Model) and UMM(Universal Mobility Model) incorporates all important physical aspects of short ch MOSFETs such as velocity saturation, channel le modulation, drain induced barrier lowering effect, sul near threshold characteristics, and parasitic source and parasitic resistances. Our experimental data for n- a MOSFETs with effective submicron gate lengths agree with the calculated results for different substrate biases values of the extracted parameters also agree well with independent measurement results and they are very phy The simplicity as well as the accuracy of our model parameter extraction methods indicate that they are suitable for circuit simulation and statistical procharacterization. They are incorporated in our n

00 1 1

developed circuit simulator named AIM-spice as well as in SPICE 3, and compared with BSIM model.

Acknowledgement

The author wish to thank his coworkers all around the world, C. K. Park at KAIST, K. M. Rho at Hyundai, B. J. Moon at Vitesse, Y. Byun at Zerox, M. S. Shur at Univ. of Virginia, and T. A. Fjeldly at Norwegian Institute of Technology.

#### References

[1] Y. BYUN, K. LEE and M. SHUR, "Unified Charge Control Model and Subthreshold Current in Heterostructure Field Effect Transistors", *IEEE Electron Device Letters*, EDL-11, No. 1, pp. 50-53, Jan. 1990 (see erratum *IEEE Electron Device Letters*, EDL-11, no. 6, p. 273, June (1990)

[2] C. K. PARK, C. Y. LEE, K. R. LEE, B. J. MOON, Y. BYUN and M. SHUR, "A Unified Charge Control Model for Long Channel n-MOSFETs", *IEEE Trans. Electron Devices*, ED-38, pp. 399-406, Feb. (1991)

[3] K. LEE, J. S. CHOI, S. P. SIM and C. K. KIM, "Physical Understanding of Low Field Carrier Mobility in Silicon Inversion Layer", *IEEE Trans. Electron Devices*, ED-38, No. 8, pp. 1905-1912, August (1991)

[4] B. J. MOON, C. K. PARK, K. LEE and M. SHUR, "New Short Channel *n*–MOSFET Current-Voltage Model in Strong Inversion and Unified Parameter Extraction Method", *IEEE Trans. Electron Devices*, ED-38, No. 3, pp. 592-602, March (1991)

[5] B. MOON, C. PARK, K. RHO, K. LEE, M. SHUR and T. A. FJELDLY, "Analytical Model for p-Channel MOSFETs", to be published in *IEEE Trans. Electron Devices*, ED-38 (1991)




Fig. 3 Comparison of n<sub>s</sub> (log scale) vs. Vgs chacteristics experimetal measurement (solid lines) and UCCM(dots)




Fig. 1 qA/Cgc vs. 1/n<sub>s</sub>plot. η and a can be found from the slope and y-intercept, respectively.




Fig. 2 Experimental Cgc and dCgc/dVgs vs. Vg for Vsub=0, -1V. This shows Vgs where of dCgc/dVgs is maximum almost conici Vgs where Cgc=Cgc,max/3.




Fig. 4 Comparison of ps (log scale) vs. Vgs chacte experimetal measurement (solid lines) and UCCM(closed dots)




Fig. 5 Experimetally measured mobility vs. Vgs+Vth plot for different substrate bias, showing univeral, and linear dependece of  $\mu_1$  on Vgs+Vth for nMOS.




Fig. 7 Comparison of n, (linear scale) vs. Vgs characteristics between experimental measurement (solid line) and UCCM (solid dots) and classical charge control model for Vsub=0V, nMOS.




Fig. 9 An example of experimetal determination of saturation voltage and current from Ids\*(dVds/dIds) vs. Vds plot for nMOS.




Fig. 6 Experimetally measured 1/mobility vs. Vgs+2Vth plot for different substrate bias, showing univeral, and linear dependece of 1/μ<sub>1</sub>on Vgs+2Vth for pMOS.




Fig. 8 Drain current vs. Vgs characteristics at linear region (vds=0.1V) for 20µm/20µm nMOS. Points: experimental measurement. Solid lines: I-V model.




Fig. 10 An example of experimetal determination of saturation voltage and current from Ids\* (dVds/dIds) vs. Vds plot for pMOS.




Fig. 11 α(2+γ)/2+Rn\*γ\*Idsat/(Vgt\*Vdsat) vs. Vgt/Vdsat plot for determination of paramter α and γ of nMOS.




Fig. 13 Measured(dots) and aclculated(solid lines) Ids vs. Vds characteristics at strong inversion region for nMOS.




Fig. 15 Measured(dots) and calculated(solid lines) Ids-Vgs characteristics at Vds=0.1V, 5V for nMOS.




Fig. 12 Vgt/Vdsat\_Idsat/WCox\*Leff/Vdsat\*1/μs vs.
Idsat/Vdsat plot for determination of paramter α and ζ of pMOS.





Fig. 14 Measured(dots) and aclculated(solid lines) lds vs. Vds characteristics at strong inversion region for pMOS.



Gate-to-source voltage [volts]
Fig. 16 Measured(dots) and calculated(solid lines) Ids-Vgs characteristics at Vds=-0.1V, -5V for pMOS.




Fig. 17 Measured(dots) and calculated(solid lines) Ids-Vds characteristics at near threshold region for nMOS.




Fig. 19 dVds/dIds\*Ids vs. Vds plot for nMOS.

Dots: experimental measurements

Solid lines: calcuration results.




Fig. 21 Comparison of nomarlized gate capacitances vs. Vgs characteristics for different drain bias (Vbs=0V). Points: measurements. Solid lines: Unified C-V model. Dotted lines: BSIM model.




Fig. 18 Measured(dots) and calculated(solid lines) Ids-Vds characteristics at near threshold region for pMOS.




Fig. 20 dVds/dIds\*Ids vs. Vds plot for nMOS.

Dots: experimental measurements

Solid lines: calcuration results.




Fig. 22 Comparison of normalized bulk capacitances vs.

Vgs characteristics for different drain bias. (Vbs=0V)

Points: measurements. Solid lines: unified C-V model.

Dotted lines: BSIM model.