

# KAIST Approach for Submicron Device Modeling

KwyRo Lee

Department of Electrical Engineering  
Korea Advanced Institute of Science and Technology  
Taejon, Korea

## ABSTRACT

A new semi-empirical device modeling has been developed for modern submicron NMOS and PMOS devices. The characteristics are that it is based on device physics, that its expression is analytical for the entire bias range, and its parameter extraction is very straightforward. Our model is composed of UCCM(Unified Charge Control Model) and UMM(Universal Mobility Model) and incorporates all important physical aspects of short channel MOSFETs such as velocity saturation, channel length modulation, drain induced barrier lowering effect, sub and near threshold characteristics, and parasitic source and drain parasitic resistances. Moreover, our models guarantee the continuity of I-V and C-V as well as their derivatives, which give appreciable computation efficiency for circuit simulation. They are incorporated in our newly developed circuit simulator named AIM-spice as well as in SPICE 3, and compared with BSIM model.

## I. Introduction

Semiconductor device modeling is an important component of modern semiconductor VLSI technologies in such areas as device and circuit design, to establish fabrication technology and process integration, and to provide process characterization data required to maintain proper yield, Quality Control (QC), and Quality Assurance (QA). The models help establish parameter lists for circuit simulation, design rules and, sometimes, in-house circuit simulation models. These tasks require physics-based, simple, and accurate device models. Device parameters should be extractable in an easy and unambiguous manner. This last requirement is especially important for statistical yield analysis, QC and QA. At the present time, the parameter extraction for most of the existing models relies on numerical optimization. However, such an approach makes it difficult to trace the observed electrical characteristics back to the fabrication process. Moreover, using numerical optimization, it is almost impossible to obtain statistical device data.

We try to meet challenging demands for fast computation time and guaranteed conversion combined with ease and reproducibility of parameter extraction, which of course is based on device physics. For efficient computation time, our I-V model is continuous for the entire gate and drain

bias. We have also developed new analytical device models which allow us to incorporate parasitic resistances. Direct incorporation of the resistances is necessary for deep submicron devices because their resistance values become comparable to the channel resistance. This is also very crucial for frequency analog and digital circuits, especially for small device sizes and for statistical and reliability modeling. Intrinsic models lead to enormous savings of computation time. This is crucial for simulating large circuits.

## II. UCCM(Unified Charge Control Model) and UMM(Universal Mobility Model).

The following UCCM's for short channel NMOS and PMOS are shown to describe subthreshold, near threshold regions simultaneously using an analytic expression as follows[1-5],

$$V_{GS} - (V_{th0} - \sigma V_{ds}) - \alpha V_F \approx \eta V_T \ln(n_s/n_0) + a \cdot (n_s - n_0)$$

Figures 3, 4 and 7 show the comparison of the  $V_{GS}$  characteristics between the measurement using the method and calculated results using UCCM for long channel MOSFET, whose parameters are extracted as in Fig.2[2]. Our UCCM is also compared with classical charge control model in Fig.7, which shows that the latter is not accurate enough for thin gate dielectric.

We also find from accurate device physics[3] that the electron(hole) mobility was found to be universally dependent on the

$$F_{eff} \equiv \frac{C_{ox}}{2\epsilon_{Si}} (V_{GS} + V_{th}) \quad \text{for electron,}$$

$$F_{eff} \equiv \frac{C_{ox}}{3\epsilon_{Si}} (V_{GS} + 2V_{th0} - 6\phi_F) \quad \text{for hole.}$$

The functional dependence is found to be simple as

$$\mu_{\perp} = \mu_0 - \mu_1 (V_{GS} + V_{th}) \quad \text{for electron,}$$

$$\frac{1}{\mu_{\perp}} = \frac{1}{\mu_0} - \frac{1}{\mu_1} (V_{GS} + 2V_{th0}) \quad \text{for hole.}$$

Figures 5 and 6 show the accuracy of our UMM. In our expression is different from the conventional dependencies, which have been widely used. Figure 7 shows that our long channel I-V model developed using UCCM and UMM agree extremely well with the experimental data.

### III. Unified I-V model for short channel MOSFETs[4,5].

The following unified I-V models are developed for short channel devices in the triode region.

$$I_{DS} = \frac{1}{R_n} \frac{a \cdot n_s V_{DS} - \frac{\alpha}{2} V_{DS}^2}{\sqrt{V_{DS}^2 + V_L^2}} \quad \text{for nMOS,}$$

$$I_{DS} = -\frac{1}{R_n} \frac{a \cdot p_s V_{DS} + \frac{\alpha}{2} V_{DS}^2}{V_L - \zeta V_{DS}} \quad \text{for pMOS.}$$

In the saturation region, we have

$$I_{D(SAT)} = I_{DSAT} \left\{ 1 + \frac{V_L V_\lambda}{2 V_{DSAT} + V_L^2} \times \right.$$

$$\left. \ln \left[ \sqrt{1 + \left( \frac{V_{DS} - V_{DSAT}}{\theta V_\lambda} \right)^2} - \frac{V_{DS} - V_{DSAT}}{\theta V_\lambda} \right] \right\} \quad \text{for nMOS,}$$

$$I_{D(SAT)} = I_{DSAT} \left\{ 1 + \frac{V_\lambda}{V_L - V_{DSAT}} \times \right.$$

$$\left. \ln \left[ \sqrt{1 + \left( \frac{V_{DS} - V_{DSAT}}{\theta V_\lambda} \right)^2} + \frac{V_{DS} - V_{DSAT}}{\theta V_\lambda} \right] \right\} \quad \text{for pMOS.}$$

In short channel devices, the parasitic source and drain resistances are very important. Moreover, the parameters are extracted from the extrinsic I-V characteristics. We expand our I-V model for the extrinsic MOSFETs. Here we make the following approximations.

$$V_{GS} = V_{gs} - I_{DS} R_S,$$

$$V_{DS} = V_{ds} - I_{DS} (R_S + R_D).$$

Substituting the above relationships into intrinsic unified current-voltage model, we can obtain the 2nd-order analytical equation for the drain current. And by solving this equation, we obtain the extrinsic I-V characteristics.

### IV. Parameter extraction and I-V characterization

Our parameter extraction starts from the experimental determination of saturation voltage and current. In deep saturation region, our model is written by the following equation

$$I_{DSAT} \frac{\partial V_{ds}}{\partial I_{DSAT}} \equiv \frac{V_{DSAT}^2 + V_L^2}{V_L V_\lambda} (V_{ds} - V_{dsat}) \quad \text{for nMOS,}$$

$$I_{DSAT} \frac{\partial V_{ds}}{\partial I_{DSAT}} \equiv \frac{V_L - \zeta V_{DSAT}}{V_\lambda} (V_{ds} - V_{dsat}) \quad \text{for pMOS.}$$

From this results, as shown in Fig. 9 and 10,  $(V_{dsat}, I_{DSAT})$  can be extracted from linear extrapolation of  $I_{DSAT} \frac{\partial V_{ds}}{\partial I_{DSAT}}$  versus  $V_{ds}$  plot. Moreover, the parameter  $V_\lambda$  is extracted from the slope of this plot.

It is not difficult to show that the drain current can be written as follows at saturation point.

$$\frac{V_{GT}}{V_{DSAT}} = \frac{\alpha(2+\gamma)}{2} + R_n^2 \frac{\gamma I_{DSAT}^2}{V_{GT} V_{DSAT}} \quad \text{for nMOS,}$$

$$\frac{V_{GT}}{V_{DSAT}} - \frac{I_{DSAT}}{W C_{ox}} \frac{L_{eff}}{V_{DSAT}^2} \frac{1}{\mu_s} = \frac{\alpha}{2} + \zeta R_n \frac{I_{DSAT}}{V_{DSAT}} \quad \text{for pMOS.}$$

The parameters  $\alpha$ ,  $v_{sat}$  and  $\zeta$  can be extracted from F 11 and 12.

The measured and calculated  $I_{DS}-V_{GS}$  character for our devices are compared in Figures 13-18. calculation has been done using parameters from parameter extraction technique. As can be seen in figures, the agreement between the measured and calculated curves is excellent for the entire region MOSFET operation. In particular, the subthreshold region reproduced quite accurately.

The calculated output resistances are shown in Figures 19 and 20, which are continuous throughout the entire of the drain voltage and in good agreement with experimental data.

### IV. Unified C-V model

Figures 21-23 show the comparison of our C-V model based on UCCM and compared with the popular BSIM with our experimental data. Our new model includes the charge and it is more accurate in the subthreshold region is based on the Quasi-Static Approximation (QSA) provides very smooth C-V expressions for all gate, and bulk biases, from subthreshold to the above-threshold regime, and from the linear to the saturation regime. At the same time, our model is simple enough to be useful for simulation.

A detailed description of this new C-V model is given by Rho and Lee in this conference. Their idea was to relate the bulk charge to the threshold voltage variation described by body plots. This allows us to express the MOS capacitance in terms of the parameters  $\gamma_N$  and  $\Gamma_N$  which can readily be obtained from the threshold voltage measurements. The inversion charge is determined by integrating the U equation. Once the inversion charges are obtained, "partitioned" between the source and drain contacts, with 60% of the inversion charge going to the source and 40% going to the drain at the saturation point. Independent device capacitances are calculated as derivatives of the source and drain inversion charges and bulk charge with respect to the terminal voltages.

### V. Conclusion

Based on unified charge control model, unified mobility model and field-velocity relationship, we developed a new unified current-voltage model for submicron MOSFETs. The characteristics are that it is based on device physics, that its expression is analytical for the entire range, and its parameter extraction is very straightforward. The model is composed of UCCM (Unified Charge Control Model) and UMM (Universal Mobility Model) incorporates all important physical aspects of short channel MOSFETs such as velocity saturation, channel length modulation, drain induced barrier lowering effect, subthreshold near threshold characteristics, and parasitic source and drain resistances. Our experimental data for n- and p-MOSFETs with effective submicron gate lengths agree well with the calculated results for different substrate bias values of the extracted parameters also agree well with independent measurement results and they are very physical. The simplicity as well as the accuracy of our model and parameter extraction methods indicate that they are suitable for circuit simulation and statistical parameter characterization. They are incorporated in our n

developed circuit simulator named AIM-spice as well as in SPICE 3, and compared with BSIM model.

### Acknowledgement

The author wish to thank his coworkers all around the world, C. K. Park at KAIST, K. M. Rho at Hyundai, B. J. Moon at Vitesse, Y. Byun at Zerox, M. S. Shur at Univ. of Virginia, and T. A. Fjeldly at Norwegian Institute of Technology.

### References

[1] Y. BYUN, K. LEE and M. SHUR, "Unified Charge Control Model and Subthreshold Current in Heterostructure Field Effect Transistors", *IEEE Electron Device Letters*, EDL-11, No. 1, pp. 50-53, Jan. 1990 (see erratum *IEEE Electron Device Letters*, EDL-11, no. 6, p. 273, June (1990)

[2] C. K. PARK, C. Y. LEE, K. R. LEE, B. J. MOON, Y. BYUN and M. SHUR, "A Unified Charge Control Model for Long Channel *n*-MOSFETs", *IEEE Trans. Electron Devices*, ED-38, pp. 399-406, Feb. (1991)

[3] K. LEE, J. S. CHOI, S. P. SIM and C. K. KIM, "Physical Understanding of Low Field Carrier Mobility in Silicon Inversion Layer", *IEEE Trans. Electron Devices*, ED-38, No. 8, pp. 1905-1912, August (1991)

[4] B. J. MOON, C. K. PARK, K. LEE and M. SHUR, "New Short Channel *n*-MOSFET Current-Voltage Model in Strong Inversion and Unified Parameter Extraction Method", *IEEE Trans. Electron Devices*, ED-38, No. 3, pp. 592-602, March (1991)

[5] B. MOON, C. PARK, K. RHO, K. LEE, M. SHUR and T. A. FJELDLY, "Analytical Model for *p*-Channel MOSFETs", to be published in *IEEE Trans. Electron Devices*, ED-38 (1991)




Fig. 3 Comparison of  $n_s$  (log scale) vs.  $V_{gs}$  characteristics experimental measurement (solid lines) and UCCM(dots)




Fig. 1  $qA/C_{gc}^M$  vs.  $1/n_s$  plot.  $\eta$  and  $a$  can be found from the slope and y-intercept, respectively.




Fig. 2 Experimental  $C_{gc}^M$  and  $dC_{gc}^M/dV_{gs}$  vs.  $V_{gs}$  for  $V_{sub}=0, -1V$ . This shows  $V_{gs}$  where of  $dC_{gc}^M/dV_{gs}$  is maximum almost conical  $V_{gs}$  where  $C_{gc}=C_{gc,max}/3$ .




Fig. 4 Comparison of  $p_s$  (log scale) vs.  $V_{gs}$  characteristics experimental measurement (solid lines) and UCCM(closed dots)




Fig. 5 Experimentally measured mobility vs.  $V_{GS}+V_{th}$  plot for different substrate bias, showing universal, and linear dependence of  $\mu_1$  on  $V_{GS}+V_{th}$  for nMOS.




Fig. 6 Experimentally measured  $1/\text{mobility}$  vs.  $V_{GS}+2V_{th}$  plot for different substrate bias, showing universal, and linear dependence of  $1/\mu_1$  on  $V_{GS}+2V_{th}$  for pMOS.




Fig. 7 Comparison of  $n_s$  (linear scale) vs.  $V_{GS}$  characteristics between experimental measurement (solid line) and UCCM (solid dots) and classical charge control model for  $V_{sub}=0V$ , nMOS.




Fig. 8 Drain current vs.  $V_{GS}$  characteristics at linear region ( $v_{ds}=0.1V$ ) for  $20\mu m/20\mu m$  nMOS. Points: experimental measurement. Solid lines: I-V model.




Fig. 9 An example of experimental determination of saturation voltage and current from  $I_{ds}*(dV_{ds}/dI_{ds})$  vs.  $V_{ds}$  plot for nMOS.




Fig. 10 An example of experimental determination of saturation voltage and current from  $I_{ds}*(dV_{ds}/dI_{ds})$  vs.  $V_{ds}$  plot for pMOS.




Fig. 11  $\frac{\alpha(2+\gamma)}{2} + \frac{R_n^2 \gamma^2 I_{DSAT}^2}{V_{GT} V_{DSAT}}$  vs.  $V_{GT}/V_{DSAT}$  plot for determination of parameter  $\alpha$  and  $\gamma$  of nMOS.




Fig. 12  $\frac{V_{GT}}{V_{DSAT}} + \frac{I_{DSAT}}{W C_{ox}} \frac{L_{eff}}{V_{DSAT}}$  vs.  $I_{DSAT}/V_{DSAT}$  plot for determination of parameter  $\alpha$  and  $\zeta$  of pMOS.




Fig. 13 Measured (dots) and calculated (solid lines)  $I_{ds}$  vs.  $V_{ds}$  characteristics at strong inversion region for nMOS.




Fig. 14 Measured (dots) and calculated (solid lines)  $I_{ds}$  vs.  $V_{ds}$  characteristics at strong inversion region for pMOS.




Fig. 15 Measured (dots) and calculated (solid lines)  $I_{ds}$ - $V_{gs}$  characteristics at  $V_{ds}=0.1V, 5V$  for nMOS.




Fig. 16 Measured (dots) and calculated (solid lines)  $I_{ds}$ - $V_{gs}$  characteristics at  $V_{ds}=-0.1V, -5V$  for pMOS.




Fig. 17 Measured(dots) and calculated(solid lines)  $I_{ds}$ - $V_{ds}$  characteristics at near threshold region for nMOS.




Fig. 18 Measured(dots) and calculated(solid lines)  $I_{ds}$ - $V_{ds}$  characteristics at near threshold region for pMOS.




Fig. 19  $dV_{ds}/dI_{ds} \cdot I_{ds}$  vs.  $V_{ds}$  plot for nMOS. Dots: experimental measurements, Solid lines: calculation results.




Fig. 20  $dV_{ds}/dI_{ds} \cdot I_{ds}$  vs.  $V_{ds}$  plot for pMOS. Dots: experimental measurements, Solid lines: calculation results.




Fig. 21 Comparison of normalized gate capacitances vs.  $V_{gs}$  characteristics for different drain bias ( $V_{bs}=0V$ ). Points: measurements. Solid lines: Unified C-V model. Dotted lines: BSIM model.




Fig. 22 Comparison of normalized bulk capacitances vs.  $V_{gs}$  characteristics for different drain bias ( $V_{bs}=0V$ ). Points: measurements. Solid lines: unified C-V model. Dotted lines: BSIM model.