A Wideband CMOS Variable Gain Amplifier With an Exponential Gain Control

Hui Dong Lee, Student Member, IEEE, Kyung Ai Lee, and Songcheol Hong, Member, IEEE

Abstract—A CMOS wideband cascaded variable gain amplifier (VGA) with a temperature-independent exponential gain control characteristic is presented in this paper. The exponential gain control function is realized using parasitic bipolar transistors and a control signal converter. The bandwidth is extended using an inductive peaking technique for high-frequency operations. The gain of the VGA varies from -38.8 to 55.3 dB in relation to the control voltage that varies from 0 to $1.8~\rm V$. The bandwidth of the proposed VGA is approximately 900 MHz with a gain control range of $94.1~\rm dB$. The proposed VGA includes a dc offset cancellation loop to avoid amplification of the dc offset. The VGA is powered by $1.8~\rm V$ with $11.4~\rm mA$. The VGA chip including bondpads occupies an area of $850~\mu m \times 490~\mu m$.

Index Terms—CMOS analog integrated circuit, gain control, linear-in-decibel gain characteristic, temperature compensation, variable gain amplifier (VGA), wideband systems.

I. INTRODUCTION

HE variable gain amplifier (VGA) is an indispensable building block to maximize the dynamic range of modern wireless communication systems [1]–[3], as well as medical equipment, hearing aids, disk drives, and so on [4]–[7]. A VGA is typically employed in a feedback loop to realize automatic gain control (AGC). The VGA of an AGC loop is used to control the transmission signal power or to adjust the received signal amplitude.

There are two possible approaches to build the VGA. One is to build a discrete gain step VGA with a digital control signal [8]–[10], and the other is to build a continuous VGA controlled by an analog gain control signal [1]–[7]. In general, digitally controlled VGAs use binary weighted arrays of resistors or capacitors for gain variations [11] and analog VGAs adopt a variable transconductance or a variable resistance to control the gain. For a code division multiple access (CDMA) system requiring a power control range larger than 80 dB, the VGA with continuously variable gains is preferred because it avoids signal phase discontinuity that is expected to cause problems [3], [12]

Manuscript received October 16, 2006; revised January 3, 2007. This work was supported by the Korea Science and Engineering Foundation under the Engineering Research Center Program through the Intelligent Radio Engineering Center, Information and Communications University, Korea.

The authors are with the Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology, Daejeon 305-701, Korea (e-mail: eelove@kaist.ac.kr; kalee@eeinfo.kaist.ac.kr; schong@ee.kaist.ac.kr)

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TMTT.2007.896787

and it reduces the large number of control bits required with digitally controlled VGAs. Until now, VGA circuits based on various technologies such as bipolar, BiCMOS, and CMOS have been introduced [1]–[12]. Recently however, CMOS VGAs are preferred due to the low cost and easy integration with other CMOS analog/digital parts.

An important requirement for a CMOS VGA is a decibellinear gain control characteristic, where the gain of the VGA changes exponentially with the control signal. The exponential gain control is required to achieve a wide dynamic range and to maintain the AGC loop settling time independent of the input signal level [12], [13]. However, it is difficult to realize this exponential function due to its inherent square or linear characteristics in CMOS technology. Although a transistor operating in a subthreshold region has an exponential characteristic, it is generally not preferred due to other unfavorable effects such as noise and bandwidth [14]. Another possible method is to use parasitic bipolar transistors to generate the desired exponential function. The linear-in-decibel gain control signal is generated using the relationship between a collector current (I_C) and base-to-emitter voltage $(V_{\rm BE})$. This is strongly dependent on the temperature and processes. Therefore, various compensation techniques that guard against the temperature and the process variations are required to have an accurate signal power control mechanism. Obviously, temperature compensation is needed to control the output level in a linear-in-decibel manner over a wide dynamic range [15]. It is also preferable to minimize the resolution of the digital-to-analog converter, which drives the gain control terminal [12]. The method used to generate the temperature-independent exponential function requires complex circuits However, this method achieves a linear-in-decibel controlled range of more than 30 dB per stage, which is difficult to achieve using a pseudoexponential function in a short-channel CMOS.

Another important aspect of a wideband VGA is a large bandwidth. There are many systems for high-speed data communications such as ultra-wideband (UWB) systems, wireless local area networks (LANs), and Bluetooth [16], [17]. These systems provide a high data rate with relatively low power consumption in short-range wireless communications. For high-speed data communication, the bandwidth of a VGA must be very wide. Therefore, a wideband VGA is a key component.

In this paper, we introduce a wideband CMOS VGA with an exponential function generation. We discuss the VGA implementations in the view of the bandwidth and the obtainable gain range and, for that purpose, we compare some recently reported VGAs in Section II. In Section III, the method required to generate the exponential function is discussed and the simulation results are shown to prove the validity of the proposed




Fig. 1. Four types of VGA topologies.

approach. The proposed VGA is presented in Section IV, which also includes a detailed description of the circuit topology. The measured performance and conclusion follow in Sections V and VI, respectively.

II. COMPARISON OF VGA CIRCUITS

There have been some challenges in the design of the VGAs to meet gain-control accuracy, stability, and linearity requirements. Here, the design techniques from previously presented CMOS VGAs focusing on both VGA cells with various gain control schemes and linear-in-decibel gain variation characteristics are discussed.

Most CMOS VGAs use a pseudoexponential function [4]–[6] expressed as $e^x \approx (1+x)/(1-x)$ for decibel-linear gain control characteristics. As shown in Fig. 1(a), the core of the VGA consists of a differential amplifier and diode connected loads. The differential gain of the VGA in Fig. 1(a) is equal to $g_{m-\mathrm{M1},2}$ R_{out} , where $g_{m-\mathrm{M1},2}$ is the transconductance of the input differential pair and R_{out} is the output impedance. Since the output is a diode connected load, R_{out} is proportional to $1/g_{m-\mathrm{M3},4}$. Since $g_{m-\mathrm{M1},2}$ and $g_{m-\mathrm{M3},4}$ are functions of the bias current, the gain variation is obtained by controlling the bias currents of the input pair (I_a) and diode loads (I_b) . CMOS-based VGAs that adopt this function offer less than 15 dB of gain range with a linearity error of less than ± 0.5 dB [4]–[6]. Owing to the limited gain range in recent research, multiple stage VGAs have been used to satisfy the required dynamic gain range of

wireless systems. To improve the gain control range, the control currents (I_a and I_b) are generated by (1) based on the Taylor series approximation function [18]. The core VGA circuit is the same, i.e.,

$$e^{2ax} = \frac{e^{ax}}{e^{-ax}} \cong \frac{\left[k + (1+ax)^2\right]}{\left[k + (1-ax)^2\right]} \tag{1}$$

where a and k are fixed and x is the independent control variable. The VGA exhibits a gain control range of more than 35 dB with a gain error of less than ± 1 dB through the optimization of the values of a and k; however, its operating frequency varies with the control currents.

In Fig. 1(b), the quasi-exponential function of a successive approximation was realized using a simple R-r attenuation with a combination of the constant resistance R of the rigid resistor and the variable resistance r of the combined triode of MOSFETs [19], [20]. The R-r attenuation can be expressed as $1/(1+R\times g_{\rm ds})$. Accordingly, we can approximate $1/(1+R\times g_{\rm ds})$ to $\exp(-2R\times g_{\rm ds})$. It is well known that $g_{\rm ds}$ is proportional to the gate source voltage $(g_{\rm ds} \propto V_{\rm gs})$ in the triode region. Thus, we can control the gain of the R-r attenuator in the exponential function. In this scheme, as the control voltage increases, the quasi-exponential curve expands more and more by successive approximations. In addition, the more MOSFETs that are turned on, the wider the piecewise exponential curve becomes. This results from the overlap conductance of the MOSFETs previously turned on. However, using only a single stage

of the R-r attenuation is not satisfactory to obtain the exponential function in the required dynamic range.

Fig. 1(c) shows a signal-summing VGA, which has advantageous low noise and low distortion characteristics [21], [22]. The signal-summing VGA can operate at a high frequency because the gain control stages are common base transistors. However, an unusable gain control range of approximately 20 dB remains around the maximum gain in this type of linear-in-decibel VGA. This unusable range damages the noise performance and reduces the operable gain range. In a bipolar linear-in-decibel VGA, a temperature stabilizing technique with an additional temperature-dependent current has been proposed [23]. However, this stabilizing technique itself is sensitive to the device parameters of temperature, and the reported results have shown that the variable gain characteristic is still sensitive to temperature. A MOSFET equivalent circuit, which can use the entire MOSFET's operation region from the square law region to the exponential law region, has also been reported [24]. However, its performance in high-frequency response, noise, gain, and gain error was lower than that of the bipolar linear-in-decibel VGA when compared [23].

To achieve both a high bandwidth over several hundred megahertz and a wide dynamic range, the CMOS VGA cell based on a differential cascode structure with a resistor load [25], as shown in Fig. 1(d), has been reported. By controlling the operating point of the input transistors (transistors M1 and M2) of the cascode amplifier in the VGA cell from saturation to the linear region, it is possible to control the transconductances of the MOSFETs and the linear range of input transistors with a low distortion without sacrificing bandwidth. It is also possible to maintain a good high-frequency characteristic by applying a constant tail current source (I_0) . This has achieved a high bandwidth characteristic using a cascode structure. However, it is difficult for a structure with a resistor load to operate with a comparable performance at a low voltage because there is no headroom for a larger output voltage swing. As reported in [2], the CMOS VGA adopts a differential cascode structure and a differential structure using the pseudoexponential function in Fig. 1(a). For a low-voltage and high-frequency operation, the CMOS VGA uses an active load instead of a resistive load. The current sharing bias scheme with a constant current also improves the dynamic range and linearity. However, the bandwidth of 350 MHz is insufficient for CDMA UWB operations.

From the viewpoint of a high-frequency and low-power operation, the cascode VGA and the VGA with R-r attenuation are superior among the four types of VGAs presented here. For a wide dynamic range, the cascode VGA and the modified pseudoexponential function VGA are preferred. We adopted a cascode VGA with active loads because it is expected to provide the high-frequency operation and wide gain control range.

III. PROPOSED EXPONENTIAL FUNCTION GENERATOR

Fig. 2 depicts the block diagram of the exponential function generator with compensation circuits. It consists of a voltage-to-current converter (VIC), a linear current multiplier, and an exponential function generator. An external control voltage $V_{\rm EXT}$ is converted to a control current $I_{\rm EXT}$ by the VIC. The current $I_{\rm EXT}$ is then linearly multiplied and compensated by the linear




Fig. 2. Block diagram of the proposed exponential current generator.




Fig. 3. Exponential function generator using parasitic NPN transistors (Q1 and Q2).

multiplier. Finally, the compensated linear current $I_{\rm in}$ is transformed to an exponential current $I_{\rm exp}$ using the exponential generator

A. Exponential Function Generator

Fig. 3 shows the exponential function generator and the cross section of a parasitic NPN transistor, which was used as Q1 and Q2. Today, most of the CMOS foundries provide the deep n-well technology. The deep n-well CMOS gives a chance to apply a different substrate bias to nMOS residing in another p-well, as well as excellent isolation against the substrate coupling noise between digital logic circuits and analog circuits [26]. We could obtain a high-performance NPN transistor whose current gain is almost 20, better than that of a conventional parasitic PNP transistor, $2 \sim 3$. Thus, we used this parasitic NPN transistor. The operation of exponential function generator is as follows.

The input control current $I_{\rm in}$ generates a voltage drop of $\Delta V = I_{\rm in} \times R_1$ between the bases of parasitic NPN transistors Q1 and Q2. Due to the exponential nature of Q1 and Q2, the collector currents I_1 and I_2 are $I_S \cdot \exp(V_{\rm BE,Q1}/V_T)$ and $I_1 \cdot \exp(-\Delta V/V_T)$, respectively, where I_S indicates the reverse saturation current of Q1 and Q2, and $V_{\rm BE,Q1}$ denotes the base emitter voltage of Q1. As the current I_1 mirroring the constant




Fig. 4. Linear current multiplier.

current I_{o1} is also constant, the current I_2 has an exponential characteristic as a function of ΔV . The MOSFET transistors M2 and M4 perform the role of the current source mirroring the same current I_2 . The output exponential current $I_{\rm exp}$ obtained through the current mirroring is then given by

$$I_{\rm exp} = I_1 \exp\left(\frac{-I_{\rm in} \cdot R_1}{V_T}\right). \tag{2}$$

Accordingly, the output voltage difference $V_{\rm exp}$ between $V_{\rm EXP1}$ and $V_{\rm EXP2}$ has an exponential function, which is given by

$$V_{\text{exp}} = V_{\text{EXP1}} - V_{\text{EXP2}} = 2R_2 I_{\text{exp}} = 2R_2 I_1 \exp\left(\frac{-I_{\text{in}} \cdot R_1}{V_T}\right).$$
(3)

B. Linear Current Multiplier

The linear current multiplier is realized using a current divider consisting of a differential pair, as shown in Fig. 4. Equations (2) and (3) include the thermal voltage V_T . This implies that the current varies with the temperature. The current $I_{\rm in}$ should be proportional to absolute temperature (PTAT) current to compensate for the gain variation. I(T) indicates a PTAT current from the PTAT bias circuit [27]. The control current $I_{\rm EXT}$ and the constant current I_{TOT} are independent of the temperature and supply voltage. These features will be explained in Section III-C regarding the VIC block. The gate-to-gate voltage of the differential pair (M3 and M4) is copied from the differential pair M1 and M2. Thus, the current dividing ratio for $I_{\rm in}/mI(T)$ tracks $I_{\rm EXT}/I_{\rm TOT}$, where the input current $I_{\rm EXT}$ is a control signal of the multiplier $(0 \le I_{\text{EXT}} \le I_{\text{TOT}})$ and m is the size ratio of the mirroring CMOS devices. Thus, the output current I_{in} is given by

$$I_{\rm in} = mI(T) \cdot I_{\rm EXT} / I_{\rm TOT}.$$
 (4)

This output current $I_{\rm in}$ is fed to the exponential current generator. It is independent of the supply voltage variation and is linearly dependent on the absolute temperature.

C. VIC

Fig. 5 shows the schematic of the VIC. The constant voltages V_{\min} and V_{ref} can be generated from the bandgap reference circuit and its buffers; the external control voltage V_{EXT}




Fig. 5. VIC: *VVC and **VC denote the voltage-to-voltage converter and voltage copier, respectively.

can be varied from 0 to 1.8 V. In the figure, VVC indicates the voltage-to-voltage converter and VC denotes the voltage copier and its current generation. $V_{\rm EXT}$ is converted to the control current $V_1/R3$ by the VVC and VC. For symmetry, the compared constant current $V_2/R3$ is obtained. These currents are subtracted; then the supply voltage and temperature-independent current $I_{\rm EXT} = (V_1 - V_2)/R3$ is achieved. Additionally, another constant current $I_{\rm TOT}$ is generated from the same circuit, as shown in Fig. 4. Here, V_1 is fixed at 1.24 V, and V_2 is fixed at 0.83 V. Finally, the current of $I_{\rm TOT} = (1.24 - 0.83)/R3$ is obtained in place of $I_{\rm EXT}$. The normalized current portion $I_{\rm EXT}/I_{\rm TOT}$ is insensitive to temperature, process, and voltage variations. Its relation sets the maximum and minimum values of the control voltage.

From the above currents and Fig. 2, we can rewrite the current $I_{\rm in}$ in (4). If $I(T) = V_T/R_{BGR} \times \ln N$, then

$$I_{\rm in} = m \frac{I_{\rm EXT}}{I_{\rm TOT}} \frac{V_T}{R_{BGR}} \ln N = m \frac{V_1 - 0.83 \text{ V}}{0.41 \text{ V}} \frac{V_T}{R_{BGR}} \ln N.$$
(5)

The procedure of the control signal conversion is summarized as follows. In Fig. 2, the external control voltage $V_{\rm EXT}$ is a constant voltage independent of the temperature and supply voltage; thus, the VIC block needs an absolute voltage circuit to compare the absolute control voltage. The constant current $I_{\rm TOT}$ and constant voltages $V_{\rm ref}$ and $V_{\rm min}$ are obtained using the bandgap reference voltage circuit and an operational transconductance amplifier (OTA) circuit. The currents $I_{\rm TOT}$ and $I_{\rm EXT}$ are constant currents at a fixed external voltage independent of supply-voltage and temperature, as in Fig. 2, while the current I(T) is linearly dependent on the temperature. The current $I_{\rm in}$ is linearly dependent on the temperature and independent of the supply voltage. The temperature and supply-voltage compensation is achieved by making a proper $I_{\rm in}$ in (5).

Finally, the exponential voltage $V_{\rm exp}$ in (3) is expressed as

$$V_{\rm exp} = 2R_2 I_1 \exp\left(-\frac{I_{\rm EXT}}{I_{\rm TOT}} \frac{m \ln N \cdot R_1}{R_{BGR}}\right). \tag{6}$$

This voltage is a function of the resistance and constant voltage, and the size ratio of mirroring the CMOS devices regardless




Fig. 6. Simulated $V\!-\!I$ characteristics: (a) with VDD variations and (b) with temperature variations.

(b)

of the temperature and supply voltage. The exponential current $I_{\rm exp}$ also has the same function.

D. Simulation Results for the Exponential Function Generator

The feasibility of the proposed method was verified through simulations using a 0.18- μ m CMOS process. For the CMOS triple-well process, we adopted vertical NPN bipolar transistors, as in Fig. 3, and a bandgap reference circuit.

Fig. 6(a) shows the simulated exponential current characteristics of the proposed method versus an external gain control voltage at different supply voltages (VDD) of 1.7, 1.8, and 1.9 V. When the larger R_1 in (6) was used, a greater control range was obtained. When $R_1=10~\mathrm{k}\Omega$, the exponential current changed through two decades. This indicated that the control range was more than 40 dB. In other cases ($R_1=5$ and $15~\mathrm{k}\Omega$), linear control ranges of 20 and 60 dB were obtained with

a linearity error of less than ± 1.2 dB. Fig. 6(b) shows the simulated exponential current characteristics versus an external gain control voltage at -30 °C, 25 °C, and 80 °C. As with the differing resistances, the linear control ranges of 20, 40, and 60 dB were obtained with a linearity error of less than ± 1.2 dB. Fig. 6 indicates that the proposed exponential function generator operates successfully with the temperature and supply-voltage compensation circuits and accurately operates in a linear-in-decibel fashion.

The simulated results confirm that the current generator can obtain a wide control range (\sim 40 dB) with a small linearity error and the temperature and supply voltage compensation techniques for gain variation are valid. In considering the voltage scaling and simulated data, the voltage $V_{\rm exp}$ within the required voltage control range is expressed by

$$V_{\rm exp} = a \cdot \exp(-b \cdot V_{\rm EXT}) \tag{7}$$

where $a = 2R_2I_1$, $b = kmR_1/R_{BGR} \times \ln N$, and k is the coefficient of the voltage scaling and normalized process.

In summary, a new CMOS exponential function generator with compensation circuits has been developed. The exponential function is based on the relation between the emitter—base voltage and the collector current of a vertical NPN transistor. The inherent temperature dependence and supply-voltage variation are greatly reduced using compensation circuits. The exponential function generator is applied to the following CMOS VGA circuit.

IV. DESIGN OF THE WIDEBAND CMOS VGA

As mentioned above, a VGA maintains a constant power level in the output of an AGC loop so that the subsequent circuitry has the better performance. The loop gain of the AGC remains constant across the entire operating range. This condition ensures identical loop transient responses regardless of the input signal level [13]. The VGA is a critical component of the AGC loop. Thus, it is very important to design the VGA considering specifications such as bandwidth, linearity, and so on. We will describe a wideband CMOS VGA that adopts the proposed exponential function generator.

A. Architecture of the Proposed VGA Circuit

The architecture of the proposed CMOS VGA for wideband systems is shown in Fig. 7. The VGA circuit features a control voltage generator with the proposed exponential function generation and a main VGA circuit consisting of a dc offset canceller, three-stage VGA cells, and a fixed gain amplifier [28]. The differential signal $V_{\rm in}$ is amplified by the VGA cells and then amplified again by the fixed gain amplifiers to meet the targeted signal level at the output. The control voltage generator converts the external control voltage $V_{\rm EXT}$ to the required internal control signal $V_{\rm ctrl}$. In order to remove the dc offset voltage, a dc offset canceller is introduced between the output of the VGA and the output of the first VGA cell.

B. VGA Circuit

Fig. 8 shows the schematic of the proposed VGA circuit. For operation at high frequencies, a differential cascode topology is




Fig. 7. Architecture of the proposed VGA circuit.




Fig. 8. Schematic of the proposed VGA circuit.

used to achieve a high gain and reduce the Miller effect. Conventionally, a differential structure has several advantages: it suppresses even harmonics, rejects common mode noises, and doubles the signal swing for a given supply voltage. Additionally, an active inductive load is exploited for wideband and low-voltage applications and can greatly improve the bandwidth [2], [28].

The VGA in Fig. 8 is constructed from a differential cascode structure (M1 and M6, M2 and M7) with a constant tail current I_1 . The input transistors (M1 and M6) are designed to operate in a triode region or in a saturation region based on the internal control voltage $V_{\rm ctrl}$. When the input signal is small and $V_{\rm ctrl}$ is in a high state, the two input transistors remain in the saturation region and a high gain is obtained. The distortion is relatively low due to a small input signal. In contrast, when the input signal is large and $V_{\rm ctrl}$ is in a low state, the input transistors remain in the triode region and a low gain with low distortion is obtained. A variable gain can be achieved by controlling the gate voltage of transistors M2 and M7, V_{ctrl} . In other words, by changing the voltage V_{ctrl} , the transconductance $(g_{m1} \text{ or } g_{m6})$ of the cascode topology can be varied. The transconductance $(g_{m1} \text{ or } g_{m6})$ in




Fig. 9. Small-signal equivalent circuit to calculate the output impedance.

the triode and saturation regions are given by (8) and (9), respectively [28], as follows:

$$g_{m1} = \beta \cdot V_{ds1}$$

$$g_{m1} = \sqrt{2\beta \cdot I_{ds1}}$$
(8)
$$(9)$$

$$g_{m1} = \sqrt{2\beta \cdot I_{\text{ds1}}} \tag{9}$$

where $\beta = \mu C_{\rm OX}$ W/L, $V_{\rm ds1}$ is the drain–source voltage of M1, and I_{ds1} is the drain current of M1.

A load network consists of active loads (M3, M8, R_1 , C_1), bleeding current sources (M4, M9), and dc level sensing transistors (M5, M10) [28]. The dc level sensing transistors monitor the dc level of the output signals $(V_{\text{out+}}, V_{\text{out-}})$; then a common mode feedback (CMFB) network (M11 \sim M14) compares this dc level with a reference voltage (V_{cm}) and sets the current dc level to V_{cm} by automatically adjusting the bias currents of the bleeding current sources (M4, M9). With this bleeding technique, the current through the active load transistors (M3, M8) can be reduced. The output impedance is determined dominantly by the active loads because the impedances of the bleeding current sources and dc level sensing transistors are relatively large compared to those of the active loads. Fig. 9 shows a small-signal equivalent circuit that estimates the output impedance in Fig. 8. It is assumed that M3 and M8 are identical. From the small-signal equivalent circuit, the output impedance Z_O at the operating frequency is given by

$$Z_O \cong \frac{2r_o \left[1 + sR_1(C_1 + C_{\rm gd} + C_{\rm gs})\right]}{D(s)}$$

$$D(s) = 1 + s \left[R_1(C_1 + C_{\rm gd} + C_{\rm gs}) + r_o(C_1 + C_{\rm gd} - C_1 g_m R_1 + C_{\rm gd} g_m R_1)\right]$$

$$+ s^2 r_o R_1 \left[4C_1 C_{\rm gd} + (C_1 + C_{\rm gd})C_{\rm gs}\right]$$
(10)

where g_m is the transconductance, r_o is the output resistance, $C_{
m gd}$ is the gate-drain capacitance, and $C_{
m gs}$ is the gate-source capacitance of M3 or M8.

From (10), Z_O is expressed by $2r_O$ in the low operating frequency region. In the high-frequency region near the -3-dB frequency of the gain, the output impedance can be approximated as (10). Gain boosting frequency is the zero point $\omega_Z =$ $1/R_1(C_1 + C_{\rm gd} + C_{\rm gs})$. It shows that this active load effectively acts like an inductive load in the high-frequency region, as shown in Fig. 10. The effective inductance $L_{\rm eff}$ of the active load equivalently forms a parallel resonance circuit associated with parasitic capacitance C_p at the output node. Thus, by adjusting the size of capacitor C_1 , it is possible to extend -3-dB frequency to a somewhat higher region by boosting the gain at




Fig. 10. Frequency response of the VGA using a gain boosting technique with various C_1 values (10 \sim 50 fF).

high frequency. By simulation, we decided the optimal capacitor value as 20 fF to increase frequency range. Compared to the inductive active load in [28], this active load is simple and do not need additional current path. The capacitance value of C_1 is also much smaller (20 versus 200 fF).

Finally, we can obtain the overall gain A_{v} of the circuit given by

$$A_v \approx -g_{m1} \cdot Z_O. \tag{11}$$

The gain also has a peaking point around the zero frequency ω_Z and the bandwidth of the circuit can be improved.

C. Control Voltage Generator

We described the method for the temperature-independent exponential function in Section II: we utilize this method to generate the internal control voltage. The control voltage generator converts an external control voltage signal $V_{\rm ext}$ to an internal control voltage signal $V_{\rm ctrl}$. This is consistent with the theory illustrated in [25].

The exponential voltage from Section II is applied to the inputs of the scaled VGA cell that has gain A_V and is then amplified by the VGA cell, as shown in Fig. 7. A constant voltage $V_{\rm REF1}$ is generated by an external current source and then subtracted from the output of the VGA cell. Therefore, if the gain of a VGA cell is A_V , the output of the VGA cell can be expressed as

$$V_{\text{in,OP}} = V_{\text{exp}} \cdot A_V - V_{\text{REF1}} = a \exp(-bV_{\text{EXT}}) \cdot A_V - V_{\text{REF1}}.$$
(12)

The voltage of the VGA cell is amplified by an operational amplifier (OP-AMP); then the output voltage $V_{\rm ctrl}$ of the amplifier is fed back into the control node of the VGA cell. In a steady state, the input voltage $V_{\rm in,OP}$ of the amplifier approaches 0 due

to the negative feedback loop. Therefore, the VGA gain can be expressed by

$$A_V(V_{\text{ctrl}}) = V_{\text{REF1}} \cdot \exp(bV_{\text{EXT}})/a.$$
 (13)

Equation (13) shows that the gain of the VGA cell has an exponential function for the external control voltage $V_{\rm EXT}$.

D. DC Offset Canceller

In the proposed VGA, the cascaded gain cells may have a do voltage problem due to a device mismatch and oxide gradients. The amplified offset voltage at the output of the entire VGA is cancelled out by an offset canceller with a negative feedback to the gain stage. The dc offset canceller shown in Fig. 7 is inserted between the output of the VGA and the output of the first VGA cell. The dc offset canceller is composed of an OTA, a low-pass filter (LPF), and a voltage-to-current (*V-I*) converter, which is included regardless of whether it is needed to cope with the device mismatch due to process deviations or not. In general, a large capacitance is used to keep the cutoff frequency of the LPF low. In the design of the LPF, effort has been made to maintain the capacitor value as low as possible so that the capacitor area is small.

The operation of the dc offset canceller can be explained as follows. The differential input signals, which contain the dc offset between the positive and negative components, is amplified by the OTA. The LPF extracts the dc levels of the output differential signals; the dc offset is then cancelled at the output of the first VGA cell via a negative feedback loop.

E. Noise Analysis

The input referred noise of the VGA is dominated by the noise of the first variable gain circuit shown in Fig. 7, and the noise of the control stage and common mode feedback circuit is typically negligible. At relatively low frequencies, cascode devices contribute negligible noise [29]. The noise components of the variable gain circuit in Fig. 8 are illustrated in Fig. 11(a). In Fig. 11(a), the thermal noise of the transistors is modeled by the current sources connected between the drain and source terminals with a spectral density of $\overline{I_n^2} = 4kT(2/3)g_m$. To calculate the thermal component of $\overline{V_{n,\text{in}}^2}^n$, we first obtain the total output noise with the input shorted together. Since the noise sources in the circuit are uncorrelated, superposition of the noise power quantities is possible. Furthermore, the source terminals of transistors M1 and M6 cannot be considered virtual ground, making it difficult to use the half-circuit concept. Thus, the effect of noise sources in each branch of the differential amplifier must be derived individually. The contribution of I_{n1} is obtained by reducing the circuit in Fig. 11(b). As shown in Fig. 11(c), we can decompose I_{n1} into two (correlated) current sources and calculate their effect at the output. Thus,

$$V_{n,\text{out}}|_{M1} = I_{n1}(r_{O3}//r_{O4}//g_{m2}r_{O2}r_{O1})/2 + I_{n1}(r_{O8}//r_{O9}//g_{m7}r_{O7}r_{O6})/2.$$
 (14)

Note that the two voltages are added directly because they both arise from I_{n1} and are, therefore, correlated. If $r_{O3}//r_{O4}//g_{m2}r_{O2}r_{O1} = r_{O8}//r_{O9}//g_{m7}r_{O7}r_{O6}$, the total




Fig. 11. Calculation of the input-referred noise of the proposed VGA.

input thermal noise in Fig. 11(a) is obtained taking into account the noise of M3, M4, M8, and M9 as follows:

$$\overline{V_{n,in}^2} = 8kT \left(\frac{2}{3g_{m1,6}} + \frac{2g_{m3,8}}{3g_{m1,6}^2} + \frac{2g_{m4,9}}{3g_{m1,6}^2} \right).$$
 (15)

Considering the effect of flick noise, the total input referred noise voltage per unit bandwidth of the variable gain circuit, as shown in Fig. 11(a), can be given as

$$\overline{V_{n,in}^{2}} = 8kT \left(\frac{2}{3g_{m1,6}} + \frac{2g_{m3,8}}{3g_{m1,6}^{2}} + \frac{2g_{m4,9}}{3g_{m1,6}^{2}} \right) + \frac{2K_{N}}{C_{\text{OX}}(WL)_{1,6}f} + \frac{2K_{P}}{C_{\text{OX}}f} \left(\frac{1}{(WL)_{3,8}} \frac{g_{m3,8}^{2}}{g_{m1,6}^{2}} + \frac{1}{(WL)_{4,9}} \frac{g_{m4,9}^{2}}{g_{m1,6}^{2}} \right)$$
(16)

where K_N and K_P are process-dependent constants of the corresponding MOS transistors in the order of 10^{-25} V² F [29]. As shown in (16), at the maximum gain, $g_{m1,6}$ is maximized in order to minimize the total input-referred noise voltage given in (16). As the gain decreases, $g_{m1,6}$ reduces; thus, the total input-referred noise voltage as given in (16) increases. Consequently, the noise of the proposed VGA is a decreasing function of the gain.

Initially, we designed our VGA circuit in consideration of parasitic effects such as imperfect ground (substrate losses) and parasitic capacitors along the main signal path. We confirmed that initial simulation results were very similar to post simulation results with parasitic capacitors and resistors automatically generated by the Cadence Assura RCX tool.

V. SIMULATION AND MEASUREMENT RESULTS

The proposed VGA integrated chip (IC) was fabricated using 0.18- μ m CMOS technology. Fig. 12 shows the chip photograph of the implemented VGA IC. The active area occupies 0.85 mm \times 0.49 mm including bondpads. The VGA is tested with a VDD supply of 1.8 V, and the dc current drawn with no applied input




Fig. 12. Microphotograph of the fabricated VGA (core chip size: $0.59 \text{ mm} \times 0.33 \text{ mm}$, total size: $0.85 \text{ mm} \times 0.49 \text{ mm}$).




Fig. 13. (a) Internal control voltage generation and (b) gain characters with internal control voltage from [28].

signal is 11.4 mA. The VGA IC was measured with a vector network analyzer (Agilent 8753ES), a signal source generator (Agilent E4433B), and a spectrum analyzer (HP 8564E). The input and output of the VGA were connected with a signal source and spectrum analyzer, respectively, through commercial balun (balanced to unbalance or vice versa) devices to convert the single-ended signal into the differential signals.

Fig. 13(a) shows the relationship between the external control voltage and the generated internal control voltage through simulation using Cadence Spectre. This simulation shows the slope is linear from approximately 0.72 to 1.52 V according to




Fig. 14. Frequency response of the VGA under different control voltages; at all gain levels, the -3-dB bandwidth is larger than 900 MHz.




Fig. 15. Measured and stimulated gain characteristics with temperature variations at a test frequency of 100 MHz.

the external control voltage $V_{\rm EXT}$. The internal control voltage $V_{\rm ctrl}$ is applied to each VGA gain cell. Fig. 13(b) shows the measured gain (S_{21}) characteristics at the frequency of 100 MHz as a function of $V_{\rm ctrl}$. The VGA has linear-in-decibel gain characteristics when the input transistors (M1 and M2 in Fig. 8) are set in the triode region $V_{\rm ctrl}=0.7\sim1.3$ V [28]. From Fig. 13, it is possible to obtain a linear-in-decibel gain feature in the $V_{\rm EXT}$ range of $0\sim1.8$ V, which will be described in the following two paragraphs.

Fig. 14 shows the frequency response of the proposed VGA at different control voltages. The measured bandwidth of the VGA is up to 900 MHz with a gain control range of 94.1 dB ($-38.8 \sim 55.3$ dB). The large bandwidth was achieved using gain boosting around the -3-dB frequency (around 600 ~ 700 MHz). At the minimum gain of -38.8 dB, the -3-dB bandwidth reached its minimum value of 750 MHz because the input transistors deviated from the operating point in the triode




Fig. 16. Accurate linear-in-decibel gain curve at 25 $^{\circ}$ C, gain error, and gain deviation from the gain at 25 $^{\circ}$ C; a test frequency of 100 MHz was applied.




Fig. 17. Input P1dB and NF characteristics at a test frequency of 100 MHz.

TABLE I PERFORMANCE SUMMARY OF THE PROPOSED VGA

| Parameters | Measurement Results | | | |
|-------------------------------|----------------------------|--|--|--|
| Technology | 0.18 μm CMOS | | | |
| Die area (including bondpads) | 0.42 mm^2 | | | |
| Supply voltage | 1.8 V | | | |
| Current consumption | 11.4 mA | | | |
| -3 dB Bandwidth | 900 MHz | | | |
| Gain range | 94.1 dB | | | |
| Gain error | ±3 dB | | | |
| Linear-in-dB range | 79.4 dB (±1.0 dB) | | | |
| Input P1dB | -59.1 dBm \sim -10.8 dBm | | | |
| Noise figure* | 6.8 dB | | | |

^{*}Simulation data

region and the bias current was reduced in relation to the change of the operating point. Moreover, we can see that the measured gain shows an average gain with ± 1.5 -dB gain flatness from 10 to 900 MHz at various control voltages. These results ensure that the constant current bias scheme can successfully prevent bandwidth variation according to the control bias, except in the minimum gain state.

Fig. 15 shows the measured and simulated forward gain (S_{21}) characteristics as a function of the control voltages at -30 °C,

| Year [Ref.] | Tech. [μm] | Freq. range [MHz] | V _{DD} /I _{DD} [V/mA] | Gain range | Method of exp. gain | Noise [dB] | Active area [mm ²] | Input P1dB [dBm] |
|----------------------|---------------|--|--|------------------|----------------------------------|---------------------------|--------------------------------|-------------------------|
| 1995 [4] | 0.6 CMOS | 0.01~85 | 10mW | 30 ~ 0 | Eq. of (1+x)/(1-x) | - | - | - |
| 2000 [5] | 0.6 CMOS | 1~20 | 3.3/7.0 | 34 ~ 0 | Eq. of (1+x)/(1-x) | - | 0.43 | - |
| 2000* [7] | 0.35 CMOS | 0.01-21 (G _{MAX}) | 1.5/16.5 | 20 ~ -6 | Eq. of $(1+x)/(1-x)$ | - | - | - |
| 1998 [6] | 0.5 CMOS | 20~150 | 3.3/3.8 | 10 ~ - 5 | Eq. of (1+x)/(1-x) | - | 0.15 | - |
| 2000 [23] | BiCMOS | 50~500 | 3.0/12 | 43 ~ -35 | Bipolar & CSC** | 5 @G _{MAX} | 1.0 | - |
| 2002 [3] | 0.25 CMOS | 30~210 | 2.5/11 | 55 ~ -3 5 | Sub-threshold region*** | 8 @G _{MAX} | 0.49 (core size) | -4 0 ∼ -8 |
| 2002 [24] | 0.25 CMOS | 380 | 2.5/25.3 | 11 ~ -70 | Sub-threshold region & CSC** | 11 @ G _{MAX} | 2.02 | - |
| 2003 [2] | 0.18 CMOS | 20~350 | 1.8/3.0 | 42 ~ -42 | Parasitic NPN & signal converter | 7 @ G _{MAX} | 0.19 (core size) | - |
| 2005 [18] | 0.18 CMOS | 1~40, 1000 (G _{MAX} , G _{MIN}) | 1.8/3.6 | 36 ∼ - 48 | Using Eq. (1) | - | 0.4 | -48 ~ -17 |
| Proposed VGA [27] | 0.18 CMOS | 4~900 | 1.8/11.4 | 55 ~ -3 9 | Parasitic NPN & signal converter | 6.8* @G _{MAX} | 0.42 | -59 ~ -11 |

TABLE II
PERFORMANCE COMPARISON OF THE PROPOSED AND PREVIOUSLY REPORTED VGAs

25 °C, and 80 °C when the test signal frequency is 100 MHz. The measured gain characteristics are in good agreement with the simulated ones. The difference between the gain curves is a result of the errors of current mirroring and reference voltages. The simulation results show that the gain deviations from the gain characteristics at room temperature are within ± 3 dB over a 96-dB gain range at various control voltages. In the case of measurement, gain errors of ± 3 dB occurred within the 94.1-dB gain control range. These results confirm the validity of the proposed ideas for obtaining linear-in-decibel variable gain characteristics with temperature compensation. However, the exact linear range is limited to 79.4 dB, as shown in Fig. 16, because the nonlinear range of the internal control voltage, $V_{\rm ctrl}=1.3\sim$ 1.52 V in Fig. 13, is utilized in order to obtain a higher gain. Additionally, the imperfect effects in the process of the control signal conversion, such as inaccurate current mirroring and device modeling, particularly, the lateral NPN transistors, degraded the gain characteristics. In the gain range of 79.4 dB, the linearity errors from the normalized linear curve and the gain deviations from the gain at 25 °C were ± 1.0 and ± 1.8 dB, respectively.

The measured input P1dB and measured/simulated noise figures (NFs) of the proposed VGA are presented as a function of the control voltage at a test frequency of 100 MHz in Fig. 17. The input P1dB varies from -10.8 to -59.1 dBm. It is maximized at the minimum gain state and, as the gain increases, it decreases so that decreasing the allowable input signal swing results in the reduction of P1dB, as shown in Fig. 17. The minimum NF is +6.8 dB at a maximum gain of +55.3 dB and the NF increases as the gain decreases. Through simulations, the total spot output noise is $6.03e - 13 \text{ V}^2/\text{Hz}$ at 100 MHz and the main noise sources are the input transistors (M1 and M6) and load transistors (M3, M4, M8, and M9) described in (16). The measured NF data were obtained in

the gain range of $-5 \sim 40$ dB due to the limitation of the NF equipment.

The measurement results are summarized in Table I and a comparison with previous studies is given in Table II. The proposed VGA achieves the best performance in terms of high-frequency performance with a high gain, wide decibel-linear gain controllability with temperature compensation, and chip area.

VI. CONCLUSION

A wideband CMOS VGA with a temperature compensation circuit has been presented. The proposed VGA utilizes an exponential function generator with PVT compensation circuits. In addition, wideband operation with a high gain was achieved using a cascode configuration and a gain boosting technique. The current bleeding technique in the load network was also used to improve the linearity. The VGA has a 94.1 dB ($-38.8 \sim 55.3$ dB) gain control range and, particularly, 79.4-dB linear-indecibel gain characteristics. Furthermore, the VGA operates up to a -3-dB frequency of 900 MHz. It consumes a total current of 11.4 mA under a single power of 1.8 V and occupies an area of 0.85 \times 0.49 mm². Temperature-compensated performance was confirmed from 25 °C to 80 °C.

ACKNOWLEDGMENT

The authors would like to thank to Dr. C.-H. Kim, Teltron Inc., Daejeon, Korea, for his useful discussions.

REFERENCES

- [1] H. D. Lee, C.-H. Kim, and S. Hong, "An SiGe BiCMOS transmitter module for IMT2000 applications," *IEEE Microw. Wireless Compon. Lett.*, vol. 14, no. 8, pp. 371–373, Aug. 2004.
- [2] J. K. Kwon, K. D. Kim, W. C. Song, and G. H. Cho, "Wideband high dynamic range CMOS variable gain amplifier for low voltage and low power wireless applications," *Electron. Lett.*, vol. 39, no. 10, pp. 759–760, Mar. 2003.

^{*}Simulation results

^{**}Signal-summing VGA with control signal converter (CSC)

^{***} Master-slave control circuits with MOSFETs in a subthreshold region

- [3] T. Yamaji, N. Kanou, and T. Itakura, "A temperature-stable CMOS variable-gain amplifier with 80-dB linearly controlled gain range," *IEEE J. Solid-State Circuits*, vol. 37, no. 5, pp. 553–558, May 2002.
- [4] R. Harjani, "A low-power CMOS VGA for 50-Mb/s disk drive read channels," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 42, no. 6, pp. 370–376, Jun. 1995.
- [5] W. M. Christopher, "A variable gain CMOS amplifier with exponential gain control," in VLSI Circuits Tech. Dig. Symp., Jun. 2000, pp. 146–149.
- [6] P. Huang, L. Y. Chiou, and C. K. Wang, "A 3.3-V CMOS wideband exponential control variable-gain-amplifier," in *Proc. IEEE Int. Circuits Syst. Symp.*, May 1998, pp. I-285–I-288.
- [7] M. M. Green and S. Joshi, "A 1.5 V CMOS VGA based on pseudodifferential structures," in *Proc. IEEE Int. Circuits Syst. Symp.*, May 2000, pp. IV-461–IV-464.
- [8] S. Otaka, H. Tanimoto, S. Watanabe, and T. Maeda, "A 1.9-GHz Si-bipolar variable attenuator for PHS transmitter," *IEEE J. Solid-State Circuits*, vol. 32, no. 9, pp. 1424–1429, Sep. 1997.
- [9] P. Orsatti, F. Piazza, and Q. Huang, "A 71-MHz CMOS IF-baseband strip for GSM," *IEEE J. Solid-State Circuits*, vol. 35, no. 1, pp. 104–108, Jan. 2000.
- [10] H. O. Elwan and M. Ismail, "Digitally programmable decibel-linear CMOS VGA for low-power mixed-signal applications," *IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.*, vol. 47, no. 5, pp. 388–398, May 2000.
- [11] J. Hauptmann, F. Dielacher, R. Teiner, C. C. Enz, and F. Krummenacher, "A low-noise amplifier with automatic gain control and anticlipping control in CMOS technology," *IEEE J. Solid-State Circuits*, vol. 27, no. 7, pp. 974–981, Jul. 1992.
- [12] F. Carrara and G. Palmisano, "High-dynamic-range VGA with temperature compensation and linear-in-dB gain control," *IEEE J. Solid-State Circuits*, vol. 40, no. 10, pp. 2019–2024, Oct. 2005.
- [13] J. M. Khoury, "On the design of constant settling time AGC circuit," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 3, pp. 283–294, Mar. 1998.
- [14] Y. Zheng, J. Yan, and Y. P. Xu, "A CMOS dB-linear VGA with predistortion compensation for wireless communication applications," in *Proc. IEEE Int. Circuits Syst. Symp.*, May 2004, pp. I-23–I-26.
- [15] B. Gilbert, "The multi-tanh principle: A tutorial overview," *IEEE J. Solid-State Circuits*, vol. 33, no. 1, pp. 2–17, Jan. 1998.
- [16] R. Harjani, J. Harvey, and R. Sainati, "Analog/RF physical layer issues for UWB systems," in *Proc. Int. VLSI Design Conf.*, Jan. 2004, pp. 941–948.
- [17] R. Yao, Z. Chen, and Z. Guo, "An efficient multipath channel model for UWB home networking," in *Proc. IEEE Radio Wireless Conf.*, Sep. 2004, pp. 511–516.
- [18] Q.-H. Duong, L. Quan, and S.-G. Lee, "An all CMOS 84-dB linear low-power variable gain amplifier," in VLSI Circuits Symp. Tech. Dig., Jun. 2005, pp. 114–117.
- [19] Y.-S. Youn, C.-S. Kim, N.-S. Kim, and H.-K. Yu, "A 1 GHz-band low distortion up-converter with a linear in dB control VGA for digital TV tuner," in *IEEE Radio Freq. Integrated Circuits Symp. Dig.*, May 2001, pp. 257–260.
- [20] Y.-S. Youn, J.-H. Choi, M.-H. Cho, S.-H. Han, and M.-Y. Park, "A CMOS IF transceiver with 90 dB linear control VGA for IMT-2000 application," in *VLSI Circuits Tech. Symp. Dig.*, Jun. 2003, pp. 131–134.
 [21] W. M. C. Sansen and R. G. Meyer, "Distortion in bipolar transistor
- [21] W. M. C. Sansen and R. G. Meyer, "Distortion in bipolar transistor variable-gain amplifiers," *IEEE J. Solid-State Circuits*, vol. SC-8, no. 8, pp. 275–282, Aug. 1973.
- [22] W. M. C. Sansen and R. G. Meyer, "An integrated wideband variable-gain amplifier with maximum dynamic range," *IEEE J. Solid-State Circuits*, vol. SC-9, no. 8, pp. 159–166, Aug. 1974.
- [23] S. Otaka, G. Takemura, and H. Tanimoto, "A low-power low-noise accurate linear-in-dB variable-gain amplifier with 500-MHz bandwidth," IEEE J. Solid-State Circuits, vol. 35, no. 12, pp. 1942–1948, Dec. 2000.
- [24] O. Watanabe, S. Otaka, M. Ashida, and T. Itakura, "A 380-MHz CMOS linear-in-dB signal-summing variable gain amplifier with gain compensation techniques for CDMA systems," in *VLSI Circuits Tech. Symp. Dig.*, Jun. 2002, pp. 136–139.

- [25] W. C. Song, C. J. Oh, G. H. Cho, and H. B. Jung, "High frequency/ high dynamic range CMOS VGA," *Electron. Lett.*, vol. 36, no. 13, pp. 1096–1098, Jun. 2000.
- [26] I. Nam and K. Lee, "High-performance RF mixer and operational amplifier BiCMOS circuits using parasitic vertical bipolar transistor in CMOS technology," *IEEE J. Solid-State Circuits*, vol. 40, no. 2, pp. 392–402, Feb. 2005.
- [27] W. Claes, W. Sansen, and R. Puers, "A 40- μA/channel compensated 18-channel strain gauge measurement system for stress monitoring in dental implants," *IEEE J. Solid-State Circuits*, vol. 37, no. 3, pp. 293–301, Mar. 2002.
- [28] H. D. Lee, K. A. Lee, and S. Hong, "Wideband VGAs using a CMOS transconductor in triode region," in *Proc. 36th Eur. Microw. Conf.*, Sep. 2006, pp. 1449–1452.
- [29] B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2001, pp. 233–239, 377–381.



Hui Dong Lee (S'02) received the B.S. and M.S. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2000 and 2002, respectively, and is currently working toward the Ph.D. degree at KAIST.

His research interests include analog, RF, and microwave integrated circuit design for wireless communications in CMOS and BiCMOS technologies. His focus is on the analysis and design of various VGAs for multistandard applications.



Kyung Ai Lee received the B.S. degree in electrical engineering from Kyungpook National University, Dae-gu, Korea, in 2002, the M.S degree in electrical engineering from the Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea, in 2004, and is currently working toward the Ph.D. degree at KAIST.

Her research interests include analog, RF, and microwave integrated circuit design for wireless communications in CMOS and HBT and HEMT technologies. Her focus is on the analysis and design of a

power amplifier for military and commercial applications.



Songcheol Hong (S'87–M'88) received the B.S. and M.S. degrees in electronics from Seoul National University, Seoul, Korea, in 1982 and 1984, respectively, and the Ph.D. degree in electrical engineering from The University of Michigan at Ann Arbor, in 1989.

In May 1989, he joined the faculty of the Department of Electrical Engineering and Computer Science, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, Korea. In 1997, he held short visiting professorships with Stanford University, Palo Alto, CA, and Samsung Microwave Semi-

conductor, Gyeonggi-do, Korea. His research interests are microwave integrated circuits and systems including power amplifiers for mobile communications, miniaturized radars, millimeter-wave frequency synthesizers, and novel semi-conductor devices.