Advanced constant multiplier for multipath pipelined FFT processor
A novel method for reducing the number of equivalent complex multipliers for a multipath mixed-radix 128-point FFT processor using an advanced constant multiplier is proposed.
- Publisher
- INST ENGINEERING TECHNOLOGY-IET
- Issue Date
- 2008-04
- Language
- English
- Article Type
- Article
- Keywords
FFT/IFFT PROCESSOR
- Citation
ELECTRONICS LETTERS, v.44, no.8, pp.518 - 520
- ISSN
- 0013-5194
- Appears in Collection
- EE-Journal Papers(저널논문)
- Files in This Item
- There are no files associated with this item.
This item is cited by other documents in WoS
| ⊙ Detail Information in WoSⓡ | Click to see |  |
| ⊙ Cited 2 items in WoS | Click to see citing articles in |  |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.