IP 설계 지침서 제안 및 EML용 processor core IP 의 설계 및 구현 = Design and implementation of processor core IP and suggestion of IP design guideline

Cited 0 time in webofscience Cited 0 time in scopus
  • Hit : 235
  • Download : 0
Advisors
유회준researcherYoo, Hoi-Junresearcher
Description
한국과학기술원 : 전기및전자공학전공,
Publisher
한국과학기술원
Issue Date
2001
Identifier
169407/325007 / 000983632
Language
kor
Description

학위논문(석사) - 한국과학기술원 : 전기및전자공학전공, 2001.8, [ ix, 78 p. ]

Keywords

SOC(System On a Chip); EML(Embedded Memory Logic); IP 설계 지침서; Intellectual Properties; Embedded Processor; VSIA; VCX; Processor Core; IP Design Guideline

URI
http://hdl.handle.net/10203/37485
Link
http://library.kaist.ac.kr/search/detail/view.do?bibCtrlNo=169407&flag=dissertation
Appears in Collection
EE-Theses_Master(석사논문)
Files in This Item
There are no files associated with this item.

qr_code

  • mendeley

    citeulike


rss_1.0 rss_2.0 atom_1.0