New hardware-based clock synchronisation for the Byzantine fault

Abstract

A new approach for fault-tolerant clock synchronisation which uses digital clocks instead of the conventional PLLs(phase-locked loops) is presented. In this circuit the delay time of the clock system is much reduced and the exact maximum clock skew is obtained to guarantee the tightness of the synchronisation.