DSpace at KOASAS: Vertical tunneling filed effect transistor based on p++ silicon and MoS2 heterostructure

DSpace at KOASAS

College of Engineering(공과대학)School of Electrical Engineering(전기및전자공학부)EE-Conference Papers(학술회의논문)

Vertical tunneling filed effect transistor based on p++ silicon and MoS2 heterostructure

Cited 0 time in webofscience

Cited 0 time in scopus

Hit : 200
Download : 0

Export

Shin, Gwang Hyuk / Park, Hamin / Koo, BonDae / Woo, youngjun / LEE, JAEEUN / Choi, Sung-Yool researcher

Publisher: 제 5회 한국 그래핀 심포지엄

Issue Date: 2018-03-29

Language: English

Citation: 제 5회 한국 그래핀 심포지엄

URI: http://hdl.handle.net/10203/241490

Appears in Collection: EE-Conference Papers(학술회의논문)

Files in This Item: There are no files associated with this item.

Display Full Item Record

qr_code

트윗하기

KOASAS

Knowledge Service Development Team, KAIST 291 Daehak-ro, Yuseong-gu, Daejeon 34141, Republic of Korea. T. 82-42-350-4493 Email. koasas@kaist.ac.kr
Copyright © 2016. Korea Advanced Institute of Science and Technology. All Rights Reserved.

KOASAS

KOASAS

Browse

Vertical tunneling filed effect transistor based on p++ silicon and MoS2 heterostructure

KOASAS

Communities & Collections