Equivalent Circuit Modeling of Dielectric Hysteresis Loops in Through Silicon Vias

Abstract

This paper proposes a numerical solution of the nonlinear equations that describes the hysteretic behavior of the coupling capacitance among through silicon vias in three-dimensional integrated circuits. Behavioral ordinary differential equations are formulated and solved by an equivalent circuit described in SPICE syntax. These results are then compared with those obtained by measurements.